74LVT240 3.3 V Octal inverting buffer/line driver; 3-state Rev. 3 — 10 April 2017

Product data sheet

1 **General description**

The 74LVT240 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is an octal inverting buffer that is ideal for driving bus lines. The device features two output enable pins (1OE, 2OE), each controlling four of the 3-State outputs.

Features and benefits

- · Octal bus interface
- · 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- · Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- · Live insertion and extraction permitted
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Latch-up protection
 - JESD78 Class II exceeds 500 mA
- ESD protection:
 - MIL STD 883 method 3015: exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V

Ordering information


Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74LVT240D	-40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1					
74LVT240DB	-40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1					
74LVT240PW	-40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1					




3.3 V Octal inverting buffer/line driver; 3-state

4 Functional diagram



5 Pinning information

5.1 Pinning



3.3 V Octal inverting buffer/line driver; 3-state

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1OE, 2OE	1, 19	output enable input (active LOW)
1A0, 1A1, 1A2, 1A3	2, 4, 6, 8	data input
270, 271, 272, 273	9, 7, 5, 3	bus output
GND	10	ground (0 V)
2A0, 2A1, 2A2, 2A3	11, 13, 15, 17	data input
1₹0, 1₹1, 1₹2, 1₹3	18, 16, 14, 12	bus output
V _{CC}	20	supply voltage

6 Functional description

Table 3. Function table [1]

Inputs		Outputs
nŌĒ	nAn	nγn
L	L	Н
L	Н	L
Н	Х	Z

^[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

Z = high-impedance OFF-state.

3.3 V Octal inverting buffer/line driver; 3-state

7 Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+7.0	V
Vo	output voltage	output in OFF or HIGH state [1]	-0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
I _O	output current	output in LOW state	-	128	mA
		output in HIGH state	-64	-	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[2]	-	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +85 °C [3]	-	500	mW

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8 Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		2.7	3.6	V
VI	input voltage		0	5.5	V
I _{OH}	HIGH-level output current		-32	-	mA
I _{OL}	LOW-level output current		-	32	mA
		current duty cycle ≤ 50 %; f _i ≥ 1 kHz	-	64	mA
T _{amb}	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	outputs enabled	-	10	ns/V

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

^[3] For SO20 packages: above 70 °C derate linearly with 8 mW/K. For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K.

3.3 V Octal inverting buffer/line driver; 3-state

9 Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
T _{amb} = -4	0 °C to +85 °C					
V _{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$	-1.2	-0.9	-	V
V _{IH}	HIGH-level input voltage		2.0	-	-	V
V _{IL}	LOW-level input voltage		-	-	8.0	V
V _{OH}	HIGH-level	V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μA	V _{CC} - 0.2	V _{CC} - 0.1	-	V
	output voltage	V _{CC} = 2.7 V; I _{OH} = -8 mA	2.4	2.5	-	V
		V _{CC} = 3.0 V; I _{OH} = -32 mA	2.0	2.2	-	V
V _{OL}	LOW-level output voltage	V _{CC} = 2.7 V; I _{OL} = 100 μA		0.1	0.2	V
		V _{CC} = 2.7 V; I _{OL} = 24 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 16 mA	-	0.25	0.4	V
		V _{CC} = 3.0 V; I _{OL} = 32 mA	-	0.3	0.5	V
		V _{CC} = 3.0 V; I _{OL} = 64 mA	-	0.4	0.55	V
I _I	input leakage current	all input pins				
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V	-	1	10	μA
		control pins				
		V_{CC} = 3.6 V; V_{I} = V_{CC} or GND	-	±0.1	±1	μA
		data pins	2]			
		V _{CC} = 3.6 V; V _I = V _{CC}	-	0.1	1	μA
		V _{CC} = 3.6 V; V _I = 0 V	-5	-1	-	μA
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$	-	1	±100	μA
I _{BHL}	bus hold LOW current	V _{CC} = 3.0 V; V _I = 0.8 V	75	150	-	μA
I _{BHH}	bus hold HIGH current	V _{CC} = 3.0 V; V _I = 2.0 V	-	-150	-75	μA
I _{BHLO}	bus hold LOW overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$	500	-	-	μΑ
Івнно	bus hold HIGH overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$	3] _	-	-500	μΑ
I _{CEX}	output high leakage current	n \overline{Y} n output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$	-	60	125	μΑ
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; n\overline{OE} = \text{don't care}$	-	±1	±100	μΑ
l _{OZ}	OFF-state output current	V _{CC} = 3.6 V; V _O = 3.0 V	-	1	5	μA
		V _{CC} = 3.6 V; V _O = 0.5 V	-5	-1	-	μA
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A}$				
		outputs HIGH	-	0.12	0.19	mA
		outputs LOW	-	3	12	mA

74LVT240

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

3.3 V Octal inverting buffer/line driver; 3-state

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
		outputs disabled [5]	-	0.12	0.19	mA
ΔI_{CC}	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; one input = V_{CC} - 0.6 V; other inputs at V_{CC} or GND	-	0.1	0.2	mA
Cı	input capacitance	V _I = 0 V or 3.0 V	-	4	-	pF
Co	output capacitance	outputs disabled; V _O = 0 V or 3.0 V	-	8	-	pF

- All typical values are measured at T_{amb} = 25 °C.
- Unused pins at V_{CC} or GND.
- This is the bus hold overdrive current required to force the input to the opposite logic state.
- This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V ± 0.3 V a transition time of 100 ms is permitted. This parameter is valid for T_{amb} = +25 °C only.
- I_{CC} with the outputs disabled is measured with outputs pulled to V_{CC} or GND. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10 Dynamic characteristics

Table 7. Dynamic characteristics


Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 7.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
T _{amb} = -4	0 °C to +85 °C					
$T_{amb} = -40 ^{\circ}\text{C} t$ t_{PLH} LOV t_{PHL} HIG	LOW to HIGH propagation delay	nAn to n∀n; see <u>Figure 5</u>				
		V _{CC} = 2.7 V	-	-	5.2	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.0	2.5	4.3	ns
t _{PHL}	HIGH to LOW propagation delay	nAn to n∀n; see <u>Figure 5</u>				
		V _{CC} = 2.7 V	-	-	5.0	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.0	2.5	4.3	ns
t _{PZH}	OFF-state to HIGH propagation	nOE to nYn; see Figure 6		- 2.5 - 2.5 - 3.7 - 3.1 - 3.4		
	delay	V _{CC} = 2.7 V	-	-	6.3	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.0	3.7	- 5.2 2.5 4.3 - 5.0 2.5 4.3 - 6.3 3.7 5.2 - 6.7 5.1 5.2 - 6.3 3.4 5.6	ns
t _{PZL}	OFF-state to LOW propagation	nOE to nYn; see Figure 6				
	delay	V _{CC} = 2.7 V	-	-	6.7	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.0	3.1	5.2	ns
t _{PHZ}	HIGH to OFF-state propagation	nOE to nYn; see Figure 6		2.5 - 2.5 - 3.7 - 3.1 - 3.4		
delay t _{PHZ} HIGH delay	delay	V _{CC} = 2.7 V	-	-	6.3	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.0	3.4	5.6	ns
t _{PZL}	LOW to OFF-state propagation	nOE to nYn; see Figure 6				
	delay	V _{CC} = 2.7 V	-	-	5.6	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.6	3.2	5.1	ns

^[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 3.3 V.

3.3 V Octal inverting buffer/line driver; 3-state


10.1 Waveforms and test circuit



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 5. Input (nAn) to output (nYn) propagation delays



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 6. 3-state enable and disable times

Table 8. Measurement points

Input	Output	utput					
V_{M}	V _M	V _X	V_{Y}				
1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V				

3.3 V Octal inverting buffer/line driver; 3-state



Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 $\ensuremath{\text{C}_{\text{L}}}$ = Load capacitance including jig and probe capacitance.

R_L = Load resistance.


Figure 7. Test circuit for measuring switching times

Table 9. Test data

Input			Load		V _{EXT}			
VI	fi	t _W	t _r , t _f	R _L	CL	t _{PHZ} , t _{PZH}	t _{PLZ} , t _{PZL}	t _{PLH} , t _{PHL}
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	500 Ω	50 pF	GND	6 V	open

3.3 V Octal inverting buffer/line driver; 3-state

11 Package outline



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				99-12-27 03-02-19

Figure 8. Package outline SOT163-1 (SO20)

74LVT240

3.3 V Octal inverting buffer/line driver; 3-state





Figure 9. Package outline SOT339-1 (SSOP20)

3.3 V Octal inverting buffer/line driver; 3-state



2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				-99-12-27 03-02-19

Figure 10. Package outline SOT360-1 (TSSOP20)

3.3 V Octal inverting buffer/line driver; 3-state

12 Abbreviations

Table 10. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

13 Revision history

Table 11. Revision history

Tuble 11. Revision history						
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVT240 v.3	20170410	Product data sheet	-	74LVT240 v.2		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 					
74LVT240 v.2	19980219	Product specification	-	74LVT240 v.1		
74LVT240 v.1	19940516	Product specification	-	-		

3.3 V Octal inverting buffer/line driver; 3-state

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions". [2] [3]
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved.

3.3 V Octal inverting buffer/line driver; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Nexperia

74LVT240

3.3 V Octal inverting buffer/line driver; 3-state

Contents

1	General description	1
2	Features and benefits	
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	2
5.1	Pinning	2
5.2	Pin description	
6	Functional description	
7	Limiting values	
8	Recommended operating conditions	4
9	Static characteristics	
10	Dynamic characteristics	
10.1	Waveforms and test circuit	
11	Package outline	
12	Abbreviations	
13	Revision history	
14	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.