74HC107; 74HCT107

Dual JK flip-flop with reset; negative-edge trigger

Rev. 5 — 30 November 2015

Proc

Product data sheet

1. **General description**

The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Features and benefits

- Complies with JEDEC standard no. 7A
- Input levels:
 - The 74HC107: CMOS levels
 - ◆ The 74HCT107: TTL levels
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


Ordering information 3.


Table 1. **Ordering information**

Type number	Package								
	Temperature range	Name	Description						
74HC107D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1					
74HCT107D			3.9 mm						
74HC107DB	-40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1					
74HC107PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					




4. Functional diagram





5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1J, 2J	1, 8	synchronous J input
1Q, 2Q	2, 6	complement output
1Q, 2Q	3, 5	true output
1K, 2K	4, 11	synchronous K input
1CP, 2CP	12, 9	clock input (HIGH-to-LOW edge-triggered)
1R, 2R	13, 10	asynchronous reset input (active LOW)
GND	7	ground (0 V)
V _{CC}	14	supply voltage

6. Functional description

Table 3. Function table[1]

Input			Output		Operating mode	
R	СР	J	K	Q	Q	
L	Х	Х	X	L	Н	asynchronous reset
Н	\	h	h	q	q	toggle
Н	\	I	h	L	Н	load 0 (reset)
Н	\	h	I	Н	L	load 1 (set)
Н	\	1	I	q	q	hold (no change)

^[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	<u>[1]</u>	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	<u>[1]</u>	-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$				
		SO14 package	[2]	-	500	mW
		(T)SSOP14 package	<u>[3]</u>	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;

q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition;

X = don't care;

 $[\]downarrow$ = HIGH-to-LOW clock transition.

^[2] Ptot derates linearly with 8 mW/K above 70 °C.

^[3] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC107			7	7	Unit	
			Min	Тур	Max	Min	Тур	Max	_
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC107	7									
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μА
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	4.0	-	40	-	80	μΑ

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.5	-					pF
74HCT10	07									
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	8.0	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}$	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μА
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V; } I_O = 0 \text{ A;}$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		pin nCP, nJ	-	100	360	-	450	-	490	μΑ
		pin nR	-	65	234	-	293	-	319	μΑ
		pin nK	-	60	216	-	270	-	294	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 7

Symbol	Parameter	Conditions		25 °C		-40 °C to	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC107	7					I	1	I		
t _{pd}	propagation	nCP to nQ; see Figure 5	1]							
	delay	V _{CC} = 2.0 V	-	52	160	-	200	-	240	ns
		V _{CC} = 4.5 V	-	19	32	-	40	-	48	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	15	27	-	34	-	41	ns
		nCP to nQ; see Figure 5								
		V _{CC} = 2.0 V	-	52	160	-	200	-	240	ns
		V _{CC} = 4.5 V	-	19	32	-	40	-	48	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	15	27	-	34	-	41	ns
		nR to nQ, nQ; see Figure 6								
		V _{CC} = 2.0 V	-	52	155	-	195	-	235	ns
		V _{CC} = 4.5 V	-	19	31	-	39	-	47	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	15	26	-	33	-	40	ns
t _t	transition time	nQ, nQ; see Figure 5	2]							
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	nCP input, HIGH or LOW; see Figure 5								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
		nR input, HIGH or LOW; see Figure 6								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
t _{rec}	recovery time	nR to nCP; see Figure 6								
		V _{CC} = 2.0 V	60	19	-	75	-	90	-	ns
		V _{CC} = 4.5 V	12	7	-	15	-	18	-	ns
		V _{CC} = 6.0 V	20	6	-	13	-	15	-	ns
t _{su}	set-up time	nJ, nK to nCP; see Figure 5								
		V _{CC} = 2.0 V	100	22	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	6	-	21	-	26	-	ns

74HC_HCT107

 Table 7.
 Dynamic characteristics ...continued

GND (ground = 0 V); $C_L = 50$ pF unless otherwise specified; for test circuit, see Figure 7

Symbol	Parameter	Conditions		25 °C		–40 °C to	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _h	hold time	nJ, nK to nCP; see Figure 5								
		V _{CC} = 2.0 V	3	-6	-	3	-	3	-	ns
		V _{CC} = 4.5 V	3	-2	-	3	-	3	-	ns
		V _{CC} = 6.0 V	3	-2	-	3	-	3	-	ns
f _{max}	maximum	nCP input; see Figure 5								
	frequency	V _{CC} = 2.0 V	6	23	-	4.8	-	4.0	-	MHz
		V _{CC} = 4.5 V	30	70	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	78	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	85	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	per flip-flop; [3] $V_I = GND$ to V_{CC}	-	30	-	-	-	-	-	pF
74HCT10)7		•							
t _{pd}	propagation	nCP to nQ; see Figure 5								
	delay	V _{CC} = 4.5 V	-	19	36	-	45	-	54	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	16	-	-	-	-	-	ns
		nCP to nQ; see Figure 5								
		V _{CC} = 4.5 V	-	21	36	-	45	-	54	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-	18	-	-	-	-	-	ns
		nR to nQ, nQ; see Figure 6								
		V _{CC} = 4.5 V	-	20	38	-	48	-	57	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
t _t	transition time	$nQ, n\overline{Q}; see \underline{Figure 5}$								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	nCP input, HIGH or LOW; see Figure 5								
		V _{CC} = 4.5 V	16	9	-	20	-	24	-	ns
		nR input, HIGH or LOW; see Figure 6								
		V _{CC} = 4.5 V	20	11	-	25	-	30	-	ns
t _{rec}	recovery time	nR to nCP; see Figure 6								
		V _{CC} = 4.5 V	14	8	-	18	-	21	-	ns
t _{su}	set-up time	nJ, nK to nCP; see Figure 5								
		V _{CC} = 4.5 V	20	7	-	25	-	30	-	ns
t _h	hold time	nJ, nK to nCP; see Figure 5								
		V _{CC} = 4.5 V	5	-2	-	5	-	5	-	ns

 Table 7.
 Dynamic characteristics ...continued

GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Figure 7

Symbol	Parameter	Conditions	25 °C		–40 °C to	+85 °C	-40 °C to	Unit		
			Min	Тур	Max	Min	Max	Min	Max	
f _{max}	maximum	nCP input; see Figure 5								
	frequency	V _{CC} = 4.5 V	30	66	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	73	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance	per flip-flop; [3] $V_I = GND \text{ to } V_{CC} - 1.5 \text{ V}$	-	30	-	-	-	-	-	pF

- [1] t_{pd} is the same as t_{PHL}, t_{PLH}.
- [2] t_t is the same as t_{THL} , t_{TLH} .
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

11. Waveforms



The shaded areas indicate when the input is permitted to change for predictable output performance.

Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 5. Clock propagation delays, pulse width, set-up and hold times, output transition times and the maximum frequency

74HC_HCT107






Table 8. Measurement points

Туре	Input		Output
	VI	V _M	V _M
74HC107	V _{CC}	0.5V _{CC}	0.5V _{CC}
74HCT107	3 V	1.3 V	1.3 V





Test data is given in Table 9.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

 R_L = Load resistance.

S1 = Test selection switch.

Fig 7. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load		S1 position			
	VI	t _r , t _f	C _L R _L t _P		t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
74HC107	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	
74HCT107	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	

12. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC JEDEC		JEITA	PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012			99-12-27 03-02-19	

Fig 8. Package outline SOT108-1 (SO14)

74HC_HCT107

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



_							-,												
	UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT337-1		MO-150			99-12-27 03-02-19	

Package outline SOT337-1 (SSOP14)

74HC_HCT107

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				99-12-27 03-02-18
	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 10. Package outline SOT402-1 (TSSOP14)

74HC_HCT107

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserve

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74HC_HCT107 v.5	20151130	Product data sheet	-	74HC_HCT107 v.4				
Modifications:	Type numbers	s 74HC107N and 74HCT107N	(SOT27-1) removed	d.				
74HC_HCT107 v.4	20150126	Product data sheet	-	74HC_HCT107 v.3				
Modifications:	• <u>Table 7</u> : Power	• <u>Table 7</u> : Power dissipation capacitance condition for 74HCT107 is corrected.						
74HC_HCT107 v.3	20131118	Product data sheet	-	74HC_HCT107_CNV v.2				
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 							
	 Legal texts have 	ave been adapted to the new c	ompany name where	e appropriate.				
74HC_HCT107_CNV v.2	19901201	Product specification	-	-				

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- 1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC_HCT107

74HC107; 74HCT107

Dual JK flip-flop with reset; negative-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

74HC107; 74HCT107

Nexperia

Dual JK flip-flop with reset; negative-edge trigger

17. Contents

1	General description 1
2	Features and benefits
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks17
16	Contact information 17
17	Contents