# 74HC137

# 3-to-8 line decoder, demultiplexer with address latches; inverting

Rev. 4 — 23 December 2015

**Product data sheet** 

# 1. General description

The 74HC137 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC137 is specified in compliance with JEDEC standard no. 7A.

The 74HC137 is a 3-to-8 line decoder, demultiplexer with latches at the three address inputs (An). The 74HC137 essentially combines the 3-to-8 decoder function with a 3-bit storage latch. When the latch is enabled  $(\overline{LE} = LOW)$ , the 74HC137 acts as a 3-to-8 active LOW decoder. When the latch enable  $(\overline{LE})$  goes from LOW-to-HIGH, the last data present at the inputs before this transition, is stored in the latches. Further address changes are ignored as long as  $\overline{LE}$  remains HIGH.

The output enable input (E1 and E2) controls the state of the outputs independent of the address inputs or latch operation. All outputs are HIGH unless  $\overline{E}1$  is LOW and E2 is HIGH.

The 74HC137 is ideally suited for implementing non-overlapping decoders in 3-state systems and strobed (stored address) applications in bus oriented systems.

#### 2. Features and benefits

- Combines 3-to-8 decoder with 3-bit latch
- Multiple input enable for easy expansion or independent controls
- Active LOW mutually exclusive outputs
- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from −40 °C to +80 °C and from −40 °C to +125 °C.

# 3. Ordering information


Table 1. Ordering information


Type number	Package							
	Temperature range	Name	Description	Version				
74HC137D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1				
74HC137DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1				




3-to-8 line decoder, demultiplexer with address latches; inverting

# 4. Functional diagram






#### 3-to-8 line decoder, demultiplexer with address latches; inverting



# 5. Pinning information

## 5.1 Pinning



#### 3-to-8 line decoder, demultiplexer with address latches; inverting

## 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description	
A0	1	data input 0	
A1	2	data input 1	
A2	3	data input 2	
LE	4	latch enable input (active LOW)	
Ē1	5	data enable input 1 (active LOW)	
E2	6	data enable input 2 (active HIGH)	
<u>\( \bar{Y} \) 7</u>	7	multiplexer output 7	
GND	8	ground (0 V)	
<u>¥</u> 6	9	multiplexer output 6	
<u>¥</u> 5	10	multiplexer output 5	
<u>¥</u> 4	11	multiplexer output 4	
<u>\overline{\text{Y}}3</u>	12	multiplexer output 3	
<u>\( \bar{Y}\) 2</u>	13	multiplexer output 2	
<u>\( \bar{Y} \) 1 \)</u>	14	multiplexer output 1	
<u></u> \( \overline{\text{Y}} 0 \)	15	multiplexer output 0	
V <sub>CC</sub>	16	positive supply voltage	

# 6. Functional description

#### 6.1 Function table

Table 3. Function table[1]

Enab	le		Input			Output							
LE	<u>E</u> 1	E2	A0	A1	A2	<u>Y</u> 0	<u>Y</u> 1	<u>Y</u> 2	<u>Y</u> 3	<u>Y</u> 4	Y5	<u>Y</u> 6	<u>Y</u> 7
Н	L	Н	Х	Х	Х	stable							
Χ	Н	Χ	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Χ	X	L	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
			Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
			L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
			Н	Н	L	Н	Н	Н	L	Н	Н	Н	Н
			L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
			Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
			L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
			Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

<sup>[1]</sup> H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input diode current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output diode current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output source or sink current	$V_O = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	power dissipation	SO16 and SSOP16 packages	<u> </u>	500	mW

<sup>[1]</sup> For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C. For SSOP14 packages:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	V
V <sub>I</sub>	input voltage		0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
Δt/ΔV	input transition rise and	V <sub>CC</sub> = 2.0 V	-	-	625	ns/V
	fall rate	V <sub>CC</sub> = 4.5 V	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	ns/V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

## 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	8.0	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	٧
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
ı	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
lcc	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	μΑ
Cı	input capacitance		-	3.5	-	pF
Γ <sub>amb</sub> = –40	0 °C to +85 °C	,				
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	٧
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	٧
		V <sub>CC</sub> = 4.5 V	-	-	1.35	٧
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	٧
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	٧

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_{O} = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_{O} = 20 \mu A; V_{CC} = 6.0 V$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I <sub>cc</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	80	μА
T <sub>amb</sub> = -40	0 °C to +125 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		-		
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		-		
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
lı	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	160	μΑ

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** GND = 0 *V:*  $t_r = t_f = 6$  *ns:*  $C_t = 50$  pF.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 2	25 °C					
t <sub>pd</sub>	propagation delay	An to Yn; see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	58	180	ns
		V <sub>CC</sub> = 4.5 V	-	21	36	ns
		V <sub>CC</sub> = 6.0 V	-	17	31	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	18	-	ns
		LE to Yn; see Figure 7				
		V <sub>CC</sub> = 2.0 V	-	55	190	ns
		V <sub>CC</sub> = 4.5 V	-	20	38	ns
		V <sub>CC</sub> = 6.0 V	-	16	32	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	ns
		E1 to Yn; see Figure 7				
		V <sub>CC</sub> = 2.0 V	-	50	145	ns
		V <sub>CC</sub> = 4.5 V	-	18	29	ns
		V <sub>CC</sub> = 6.0 V	-	14	25	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	15	-	ns
		E2 to Yn; see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	50	145	ns
		V <sub>CC</sub> = 4.5 V	-	18	29	ns
		V <sub>CC</sub> = 6.0 V	-	14	25	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	15	-	ns
t <sub>t</sub>	transition time	see Figure 6 [2]				
		V <sub>CC</sub> = 2.0 V	-	19	75	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	ns
t <sub>W</sub>	pulse width	LE HIGH; see Figure 8				
		V <sub>CC</sub> = 2.0 V	50	11	-	ns
		V <sub>CC</sub> = 4.5 V	10	4	-	ns
		V <sub>CC</sub> = 6.0 V	9	3	-	ns
t <sub>su</sub>	set-up time	An to LE; see Figure 8				
		V <sub>CC</sub> = 2.0 V	50	3	-	ns
		V <sub>CC</sub> = 4.5 V	10	1	-	ns
		V <sub>CC</sub> = 6.0 V	9	1	-	ns
t <sub>h</sub>	hold time	An to LE; see Figure 8				
		V <sub>CC</sub> = 2.0 V	30	3	-	ns
		V <sub>CC</sub> = 4.5 V	6	1	-	ns
		V <sub>CC</sub> = 6.0 V	5	1	-	ns
C <sub>PD</sub>	power dissipation capacitance	$V_I = GND \text{ to } V_{CC}$ [3]	_	57	_	pF

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

 Table 7.
 Dynamic characteristics ...continued

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -4	0 °C to +85 °C	'				
t <sub>pd</sub>	propagation delay	An to $\overline{Y}$ n; see Figure 6 [1]				
		V <sub>CC</sub> = 2.0 V	-	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	-	45	ns
		V <sub>CC</sub> = 6.0 V	-	-	38	ns
		LE to Yn; see Figure 7				
		V <sub>CC</sub> = 2.0 V	-	-	240	ns
		V <sub>CC</sub> = 4.5 V	-	-	48	ns
		V <sub>CC</sub> = 6.0 V	-	-	41	ns
		E1 to Yn; see Figure 7				
		V <sub>CC</sub> = 2.0 V	-	-	180	ns
		V <sub>CC</sub> = 4.5 V	-	-	36	ns
		V <sub>CC</sub> = 6.0 V	-	-	31	ns
		E2 to Yn; see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	180	ns
		V <sub>CC</sub> = 4.5 V	-	-	36	ns
		V <sub>CC</sub> = 6.0 V	-	-	31	ns
t	transition time	see Figure 6 [2]				
		V <sub>CC</sub> = 2.0 V	-	-	95	ns
		V <sub>CC</sub> = 4.5 V	-	-	19	ns
		V <sub>CC</sub> = 6.0 V	-	-	16	ns
W	pulse width	LE HIGH; see Figure 8				
		V <sub>CC</sub> = 2.0 V	65	-	-	ns
		V <sub>CC</sub> = 4.5 V	13	-	-	ns
		V <sub>CC</sub> = 6.0 V	11	-	-	ns
su	set-up time	An to LE; see Figure 8				
		V <sub>CC</sub> = 2.0 V	65	-	-	ns
		V <sub>CC</sub> = 4.5 V	13	-	-	ns
		V <sub>CC</sub> = 6.0 V	11	-	-	ns
h	hold time	An to LE; see Figure 8				
		V <sub>CC</sub> = 2.0 V	40	-	-	ns
		V <sub>CC</sub> = 4.5 V	8	-	-	ns
		V <sub>CC</sub> = 6.0 V	7	-	-	ns

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

 Table 7.
 Dynamic characteristics ...continued

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -4	0 °C to +125 °C				-	
t <sub>pd</sub>	propagation delay	An to $\overline{Y}$ n; see Figure 6	[1]			
		V <sub>CC</sub> = 2.0 V	-	-	270	ns
		V <sub>CC</sub> = 4.5 V	-	-	54	ns
		V <sub>CC</sub> = 6.0 V	-	-	46	ns
		LE to Yn; see Figure 7				
		V <sub>CC</sub> = 2.0 V	-	-	285	ns
		V <sub>CC</sub> = 4.5 V	-	-	57	ns
		V <sub>CC</sub> = 6.0 V	-	-	48	ns
		E1 to Yn; see Figure 7				
		V <sub>CC</sub> = 2.0 V	-	-	220	ns
		V <sub>CC</sub> = 4.5 V	-	-	44	ns
		V <sub>CC</sub> = 6.0 V	-	-	38	ns
		E2 to $\overline{Y}$ n; see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	220	ns
		V <sub>CC</sub> = 4.5 V	-	-	44	ns
		V <sub>CC</sub> = 6.0 V	-	-	38	ns
t	transition time	see Figure 6	[2]			
		V <sub>CC</sub> = 2.0 V	-	-	110	ns
		V <sub>CC</sub> = 4.5 V	-	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	-	19	ns
w	pulse width	LE HIGH; see Figure 8				
		V <sub>CC</sub> = 2.0 V	-	-	75	ns
		V <sub>CC</sub> = 4.5 V	-	-	15	ns
		V <sub>CC</sub> = 6.0 V	-	-	13	ns
su	set-up time	An to LE; see Figure 8				
		V <sub>CC</sub> = 2.0 V	-	-	75	ns
		V <sub>CC</sub> = 4.5 V	-	-	15	ns
		V <sub>CC</sub> = 6.0 V	-	-	13	ns

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

Table 7. Dynamic characteristics ...continued

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>h</sub>	hold time	An to LE; see Figure 8				
		V <sub>CC</sub> = 2.0 V	-	-	45	ns
		V <sub>CC</sub> = 4.5 V	-	-	9	ns
		V <sub>CC</sub> = 6.0 V	-	-	8	ns

- [1] t<sub>pd</sub> is the same as t<sub>PHL</sub>, t<sub>PLH</sub>.
- [2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

#### 11. Waveforms



 $V_M = 0.5 \times V_I$ .

Fig 6. Waveforms showing the address input (An) and enable input (E2) to output (Yn) propagation delays and the output transition times

#### 3-to-8 line decoder, demultiplexer with address latches; inverting





Fig 7. Waveforms showing the enable input (E1, LE) to output (Yn) propagation delays and the output transition times




The shaded areas indicate when the input is permitted to change for predictable output performance.

 $V_M = 0.5 \times V_I$ .

Fig 8. Waveforms showing the data set-up, hold times for An input to LE input and the latch enable pulse width

12 of 19

#### 3-to-8 line decoder, demultiplexer with address latches; inverting



Test data is given in Table 8.

Definitions for test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.


 $C_L$  = Load capacitance including jig and probe capacitance.

#### Fig 9. Test circuit for measuring switching times

Table 8. Test data

Supply	Input		Load
V <sub>CC</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL
2.0 V	V <sub>CC</sub>	6 ns	50 pF
4.5 V	V <sub>CC</sub>	6 ns	50 pF
6.0 V	V <sub>CC</sub>	6 ns	50 pF
5.0 V	V <sub>CC</sub>	6 ns	15 pF

# 12. Application information




#### 3-to-8 line decoder, demultiplexer with address latches; inverting

# 13. Package outline

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

<sup>1.</sup> Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 11. Package outline SOT109-1 (SO16)

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19

Fig 12. Package outline SOT338-1 (SSOP16)

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

## 14. Abbreviations

#### Table 9. Abbreviations

Acronym	Abbreviation
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model

# 15. Revision history

#### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC137 v.4	20151223	Product data sheet	-	74HC137 v.3
Modifications:	Type numbers 74HC137N (SOT38-4) removed.			
74HC137 v.3	20041111	Product data sheet	-	74HC_HCT137_CNV v.2
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the current presentation and information standard of Philips Semiconductors.</li> </ul>			
	Removed type number 74HCT137.			
	Inserted family specification.			
74HC_HCT137_CNV v.2	19970827	Product specification	-	74HC_HCT137 v.1
74HC_HCT137 v.1	19901201	Product specification	-	-

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC137

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

18 of 19

#### 3-to-8 line decoder, demultiplexer with address latches; inverting

### 18. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
6.1	Function table 4
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms
12	Application information
13	Package outline
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks
17	Contact information
18	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.