8-bit addressable latch

Rev. 5 — 7 August 2012

### 1. General description

The 74HC259; 74HCT259 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7-A.

The 74HC259; 74HCT259 are high-speed 8-bit addressable latches designed for general-purpose storage applications in digital systems. They are multifunctional devices capable of storing single-line data in eight addressable latches. They provide a 3-to-8 decoder and multiplexer function with active HIGH outputs (Q0 to Q7). They also incorporate an active LOW common reset (MR) for resetting all latches as well as an active LOW enable input ( $\overline{LE}$ ).

The 74HC259; 74HCT259 has four modes of operation:

- Addressable latch mode, in this mode data on the data line (D) is written into the addressed latch. The addressed latch follows the data input with all non-addressed latches remaining in their previous states.
- Memory mode, in this mode all latches remain in their previous states and are unaffected by the data or address inputs.
- Demultiplexing mode (or 3-to-8 decoding), in this mode the addressed output follows the state of the data input (D) with all other outputs in the LOW state.
- Reset mode, in this mode all outputs are LOW and unaffected by the address inputs (A0 to A2) and data input (D).

When operating the 74HC259; 74HCT259 as an address latch, changing more than one address bit could impose a transient wrong address. Therefore, this should only be done while in the Memory mode.

### 2. Features and benefits

- Combined demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Input levels:
  - ◆ For 74HC259: CMOS level
  - For 74HCT259: TTL level




- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22E exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

### 3. Ordering information

#### Table 1. Ordering information


Type number	Package				
	Temperature range	Name	Description	Version	
74HC259N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4	
74HCT259N					
74HC259D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1	
74HCT259D			body width 3.9 mm		
74HC259DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body	SOT338-1	
74HCT259DB			width 5.3 mm		
74HC259PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1	
74HCT259PW			body width 4.4 mm		
74HC259BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very	SOT763-1	
74HCT259BQ			thin quad flat package; no leads; 16 terminals; body 2.5 $\times$ 3.5 $\times$ 0.85 mm		

# 4. Functional diagram




# 74HC259; 74HCT259

8-bit addressable latch



### 5. Pinning information



#### 5.1 Pinning

8-bit addressable latch

## 5.2 Pin description

Pin	Description
1, 2, 3	address input
4, 5, 6, 7, 9, 10, 11, 12	latch output
8	ground (0 V)
13	data input
14	latch enable input (active LOW)
15	conditional reset input (active LOW)
16	supply voltage
	1, 2, 3 4, 5, 6, 7, 9, 10, 11, 12 8 13 14 15

# 6. Functional description

#### Table 3. Function table<sup>[1]</sup>

Operating mode	Inpu	t					Outpu	ıt						
	MR	LE	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Reset (clear)	L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
Demultiplexer	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
(active HIGH 8-channel decoder (when D = H)	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
	L	L	d	L	Н	L	L	L	Q = d	L	L	L	L	L
	L	L	d	Н	Н	L	L	L	L	Q = d	L	L	L	L
	L	L	d	L	L	Н	L	L	L	L	Q = d	L	L	L
	L	L	d	Н	L	Н	L	L	L	L	L	Q = d	L	L
	L	L	d	L	Н	Н	L	L	L	L	L	L	Q = d	L
	L	L	d	Н	Н	Н	L	L	L	L	L	L	L	Q = d
Memory (no action)	Н	Н	Х	Х	Х	Х	<b>q</b> 0	<b>q</b> <sub>1</sub>	$q_2$	q <sub>3</sub>	$q_4$	$q_5$	q <sub>6</sub>	q <sub>7</sub>
Addressable latch	Н	L	d	L	L	L	Q = d	<b>q</b> <sub>1</sub>	$q_2$	q <sub>3</sub>	$q_4$	$q_5$	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	Н	L	L	<b>q</b> <sub>0</sub>	Q = d	$q_2$	$q_3$	$q_4$	$q_5$	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	L	Н	L	<b>q</b> <sub>0</sub>	<b>q</b> <sub>1</sub>	Q = d	$q_3$	$q_4$	$q_5$	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	Н	Н	L	<b>q</b> <sub>0</sub>	<b>q</b> <sub>1</sub>	$q_2$	Q = d	$q_4$	$q_5$	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	L	L	Н	<b>q</b> <sub>0</sub>	<b>q</b> <sub>1</sub>	$q_2$	$q_3$	Q = d	$q_5$	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	Н	L	Н	<b>q</b> 0	<b>q</b> <sub>1</sub>	$q_2$	q <sub>3</sub>	$q_4$	Q = d	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	L	Н	Н	<b>q</b> 0	<b>q</b> <sub>1</sub>	$q_2$	q <sub>3</sub>	$q_4$	<b>q</b> <sub>5</sub>	Q = d	q <sub>7</sub>
	Н	L	d	Н	Н	Н	$\mathbf{q}_0$	<b>q</b> <sub>1</sub>	$q_2$	q <sub>3</sub>	$q_4$	$q_5$	q <sub>6</sub>	Q = d

[1] H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH  $\overline{\text{LE}}$  transition;

q = lower case letter indicates the state of the referenced input one set-up time prior to the LOW-to-HIGH transition.

Table 4.	Operating mode select table <sup>[1]</sup>						
LE	MR	Mode					
L	Н	Addressable latch mode					
Н	Н	Memory mode					
L	L	Demultiplexer mode					
Н	L	Reset mode					

[1] H = HIGH voltage level; L = LOW voltage level.

## 7. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
Ι <sub>ΟΚ</sub>	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$V_{O}$ = -0.5 V to $V_{CC}$ + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	+70	mA
I <sub>GND</sub>	ground current		-70	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \ ^{\circ}C$ to +125 $^{\circ}C$			
		DIP16 package	[2] _	750	mW
		SO16 package	<u>[3]</u>	500	mW
		(T)SSOP16 package	<u>[4]</u> _	500	mW
		DHVQFN16 package	<u>[5]</u>	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2]  $P_{tot}$  derates linearly with 12 mW/K above 70 °C.

[3] P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

[4] P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

[5]  $P_{tot}$  derates linearly with 4.5 mW/K above 60 °C.

8-bit addressable latch

## 8. Recommended operating conditions

#### Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC2	74HC259			74HCT259		
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

# 9. Static characteristics

#### Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 ℃	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC25	9								1	
VIH	HIGH-level	$V_{CC} = 2.0 V$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O}$ = -4.0 mA; $V_{CC}$ = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O}$ = -5.2 mA; $V_{CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \ \mu\text{A}; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μΑ
I <sub>CC</sub>	supply current		-	-	8.0	-	80	-	160	μA

74HC\_HCT259 Product data sheet

8-bit addressable latch

\_

\_

-

-

pF

V

V

V

V

V

V

μΑ

μA

μΑ

μΑ

μΑ

pF

-

#### 25 °C -40 °C to +85 °C -40 °C to +125 °C Unit Symbol Parameter Conditions Min Тур Max Min Max Min Max CI input 3.5 \_ \_ -\_ \_ capacitance 74HCT259 HIGH-level V<sub>CC</sub> = 4.5 V to 5.5 V 2.0 1.6 2.0 2.0 VIH \_ input voltage VIL LOW-level V<sub>CC</sub> = 4.5 V to 5.5 V 1.2 0.8 0.8 0.8 --input voltage $V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V HIGH-level VOH output voltage $I_0 = -20 \ \mu A$ 4.4 4.5 4.4 4.4 -- $I_{O} = -4.0 \text{ mA}$ 4.32 3.7 3.98 -3.84 - $V_{I} = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5$ V LOW-level VOL output voltage $I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$ 0 0.1 0.1 -0.1 -- $I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$ 0.33 -0.15 0.26 --0.4 $V_I = V_{CC}$ or GND; ±0.1 I<sub>I</sub> input leakage ±1 ±1 \_ --- $V_{CC} = 5.5 V$ current supply current $V_I = V_{CC}$ or GND; $I_O = 0$ A; -8.0 80 160 I<sub>CC</sub> --- $V_{CC} = 5.5 V$ additional $V_{I} = V_{CC} - 2.1 V; I_{O} = 0 A;$ $\Delta I_{CC}$ supply current other inputs at V<sub>CC</sub> or GND; V<sub>CC</sub> = 4.5 V to 5.5 V pin An, LE 150 540 675 735 --pin D 120 432 540 588 --pin MR 75 270 338 368 ---

#### Static characteristics ... continued Table 7.

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

CI

input

capacitance

3.5

\_

-

-

\_

\_

8-bit addressable latch

# **10. Dynamic characteristics**

#### Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 12</u>.

Symbol	Parameter	Conditions			25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
74HC259	9										
<sup>t</sup> pd	propagation	D to Qn; see Figure 6	[2]								
	delay	$V_{CC} = 2.0 V$		-	58	185	-	230	-	280	ns
		$V_{CC} = 4.5 V$		-	21	37	-	46	-	56	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	17	31	-	39	-	48	ns
		An to Qn; see Figure 7	[2]								
		$V_{CC} = 2.0 V$		-	58	185	-	230	-	280	ns
		$V_{CC} = 4.5 V$		-	21	37	-	46	-	56	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	17	31	-	39	-	48	ns
		LE to Qn; see Figure 8	[2]								
		$V_{CC} = 2.0 V$		-	55	170	-	215	-	255	ns
		$V_{CC} = 4.5 V$		-	20	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	16	29	-	37	-	43	ns
PHL	HIGH to LOW	MR to Qn; see Figure 9									
	propagation delay	$V_{CC} = 2.0 V$		-	50	155	-	195	-	235	ns
	uelay	$V_{CC} = 4.5 V$		-	18	31	-	39	-	47	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$		-	14	26	-	33	-	40	ns
t	transition time	see Figure 8	[3]								
		$V_{CC} = 2.0 V$		-	19	75	-	95	-	119	ns
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$		-	6	13	-	16	-	19	ns
W	pulse width	LE HIGH or LOW; see <u>Figure 8</u>									
		$V_{CC} = 2.0 V$		70	17	-	90	-	105	-	ns
		$V_{CC} = 4.5 V$		14	6	-	18	-	21	-	ns
		$V_{CC} = 6.0 V$		12	5	-	15	-	18	-	ns
		MR LOW; see Figure 9									
		$V_{CC} = 2.0 V$		70	17	-	90	-	105	-	ns
		$V_{CC} = 4.5 V$		14	6	-	18	-	21	-	ns
		V <sub>CC</sub> = 6.0 V		12	5		15		18		

8-bit addressable latch

	lin Max 20 - 24 - 20 -	ns ns ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	- 24	ns
$\begin{array}{ c c c c c c c } \hline V_{CC} = 4.5 \ V & 16 & 7 & - & 20 & - & 22 \\ \hline V_{CC} = 6.0 \ V & 14 & 6 & - & 17 & - & 22 \\ \hline V_{CC} = 6.0 \ V & 14 & 6 & - & 17 & - & 22 \\ \hline V_{CC} = 6.0 \ V & 0 & -19 & - & 0 & - & 0 \\ \hline V_{CC} = 2.0 \ V & 0 & -6 & - & 0 & - & 0 \\ \hline V_{CC} = 4.5 \ V & 0 & -6 & - & 0 & - & 0 \\ \hline V_{CC} = 6.0 \ V & 0 & -5 & - & 0 & - & 0 \\ \hline V_{CC} = 6.0 \ V & 0 & -5 & - & 0 & - & 0 \\ \hline V_{CC} = 2.0 \ V & 2 & -11 & - & 2 & - & 0 \\ \hline V_{CC} = 4.5 \ V & 2 & -4 & - & 2 & - & 0 \\ \hline V_{CC} = 6.0 \ V & 2 & -3 & - & 2 & - & 0 \\ \hline V_{CC} = 6.0 \ V & 2 & -3 & - & 2 & - & 0 \\ \hline V_{CC} = 6.0 \ V & 2 & -3 & - & 2 & - & 0 \\ \hline V_{CC} = 6.0 \ V & 2 & -3 & - & 2 & - & 0 \\ \hline V_{CC} = 6.0 \ V_{CC} & & & 19 & - & - & - \\ \hline V_{CC} = 4.5 \ V_{1} = \ GND \ V_{CC} & & & - & 23 & 39 & - & 49 \\ \hline V_{CC} = 5.0 \ V; \ C_{L} = 15 \ pF & - & 20 & - & - & - \\ \hline An \ To \ Dn \ See \ Figure \ 7 & 21 & - & - & - \\ \hline V_{CC} = 4.5 \ V & - & 25 \ 41 & 51 \\ \hline \end{array}$	- 24	ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
	- 0	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 -	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 -	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 -	ns
$\frac{V_{CC} = 4.5 \ V}{V_{CC} = 6.0 \ V} = 2 -4 - 2 - 3$ $\frac{V_{CC} = 6.0 \ V}{V_{CC} = 6.0 \ V} = 2 -3 - 2 - 3$ $\frac{1}{V_{CC} = 6.0 \ V}{V_{CC} = 6.0 \ V} = \frac{19}{1000 \ V_{CC}} = \frac{1000 \ V_{CC}}{1000 \ V_{CC}} = 1000 $		
$V_{CC} = 6.0 V 2 -3 - 2 - 3$ CPD power dissipation capacitance $I_1 = 1 \text{ MHz};$ $I_1 = 0 \text{ MD to } V_{CC}$ $I_2 = 0 \text{ MHz} = 0 \text{ MHz}$ $V_1 = 0 \text{ GND to } V_{CC} = 0 \text{ MHz} = 0 $	2 -	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 -	ns
$\begin{array}{c} V_{I} = {\sf GND} \ {\sf to} \ {\sf V}_{CC} \\ \hline \textbf{74HCT259} \\ \hline \textbf{74HCT259} \\ \hline \textbf{pd} \\ propagation \\ delay \\ \hline \textbf{V}_{CC} = 4.5 \ V \\ \hline \textbf{V}_{CC} = 4$	2 -	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		pF
delay $V_{CC} = 4.5 V$ - 23 39 - 49 $V_{CC} = 5.0 V; C_L = 15 \text{ pF}$ - 20 An to Qn; see Figure 7 [2] $V_{CC} = 4.5 V$ - 25 41 51		
$V_{CC} = 4.5 V$ $25 - 65 - 45$ $V_{CC} = 5.0 V; C_L = 15 pF$ $- 20$ An to Qn; see Figure 7       [2] $V_{CC} = 4.5 V$ $- 25 - 41$ 51		
An to Qn; see Figure 7 [2] $V_{CC} = 4.5 V$ - 25 41 51	- 59	ns
$V_{\rm CC} = 4.5 \ {\rm V}$ - 25 41 51		ns
$V_{ab} = 5.0 V/C_{b} = 15 \text{ pc}$ = 20 = -	62	ns
		ns
LE to Qn; see Figure 8 [2]		
$V_{CC} = 4.5 V$ - 22 38 - 48	- 57	ns
$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF} - 20$		ns
PHL HIGH to LOW MR to Qn; see Figure 9		
propagation $V_{CC} = 4.5 V$ - 23 39 - 49	- 59	ns
$V_{CC} = 5.0 \text{ V}; C_{L} = 15 \text{ pF} - 20$		ns
t transition time see Figure 8 [3]		
	- 22	ns
w pulse width LE HIGH or LOW; see <u>Figure 8</u>		
V <sub>CC</sub> = 4.5 V 19 11 - 24 - 2 MR LOW; see <u>Figure 9</u>	- 29	ns
	27 -	ns

#### Table 8. Dynamic characteristics ... continued

8-bit addressable latch

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Mi	n Typ <mark>ľ</mark>	l Max	Min	Max	Min	Max	
t <sub>su</sub> set-up time		D, An to LE; see <u>Figure 10</u> and <u>Figure 11</u>		·						
		$V_{CC} = 4.5 V$	17	' 10	-	21	-	26	-	ns
t <sub>h</sub>	hold time	D to LE; see <u>Figure 10</u> and <u>Figure 11</u>								
		$V_{CC} = 4.5 V$	0	-8	-	0	-	0	-	ns
		An to LE; see <u>Figure 10</u> and <u>Figure 11</u>								
		$V_{CC} = 4.5 V$	0	-4	-	0	-	0	-	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i$ = 1 MHz; $V_I$ = GND to $V_{CC}$ – 1.5 V	<u>[4]</u>	19	-	-	-	-	-	pF

#### Table 8. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 12</u>.

[1] Typical values are measured at nominal supply voltage (V<sub>CC</sub> = 3.3 V and V<sub>CC</sub> = 5.0 V).

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $[3] \quad t_t \mbox{ is the same as } t_{THL} \mbox{ and } t_{TLH}.$ 

[4]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o = output frequency in MHz;$ 


 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 11. Waveforms





# 74HC259; 74HCT259

#### 8-bit addressable latch



#### Fig 7. Address input to output propagation delays







All information provided in this document is subject to legal disclaimers.

# 74HC259; 74HCT259

8-bit addressable latch






#### Table 9. Measurement points

Туре	Input	Output					
	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
74HC259	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>			
74HCT259	1.3 V	1.3 V	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>			

# 74HC259; 74HCT259

#### 8-bit addressable latch




#### Table 10. Test data

Туре	Input		Load	S1 position	
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>
74HC259	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT259	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

8-bit addressable latch

## 12. Package outline



#### Fig 13. Package outline SOT38-4 (DIP16)

All information provided in this document is subject to legal disclaimers.

8-bit addressable latch




Fig 14. Package outline SOT109-1 (SO16)

8-bit addressable latch





Fig 15. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.


8-bit addressable latch



#### Fig 16. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

8-bit addressable latch



#### DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1

Fig 17. Package outline SOT763-1 (DHVQFN16)

All information provided in this document is subject to legal disclaimers.

8-bit addressable latch

# **13. Abbreviations**

Table 11.	Abbreviations		
Acronym	Description		
CDM	Charged Device Model		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
LSTTL	Low-power Schottky Transistor-Transistor Logic		
MM	Machine Model		
TTL	Transistor-Transistor Logic		

# 14. Revision history

Table 12. Revision hist	tory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT259 v.5	20120807	Product data sheet	-	74HC_HCT259 v.4
Modifications:	of NXP Semi			
	<ul> <li>Legal texts have</li> </ul>	ave been adapted to the new o	company name wher	re appropriate.
74HC_HCT259 v.4	20090225	Product data sheet	-	74HC_HCT259 v.3
Modifications:	<ul> <li>Added type n</li> </ul>	umber 74HC259N and 74HC1	ſ259N (DIP16 packa	ge)
	<ul> <li>Added type n</li> </ul>	umber 74HC259DB and 74HC	T259DB (SSOP16	package)
74HC_HCT259 v.3	20090108	Product data sheet	-	74HC_HCT259_CNV v.2
74HC_HCT259_CNV v.2	19970828	Product specification	-	-

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC HCT259

#### 8-bit addressable latch

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

8-bit addressable latch

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 4
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms 10
12	Package outline 14
13	Abbreviations 19
14	Revision history 19
15	Legal information 20
15.1	Data sheet status 20
15.2	Definitions 20
15.3	Disclaimers
15.4	Trademarks 21
16	Contact information 21
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 7 August 2012 Document identifier: 74HC\_HCT259