

# REGULATING PULSE WIDTH MODULATORS


#### **FEATURES**

- 8-V to 35-V Operation
- 5.1-V Reference Trimmed to 1%
- 100-Hz to 500-kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft-Start
- Pulse-by-Pulse Shutdown
- Input Undervoltage Lockout With Hysteresis
- Latching PWM to Prevent Multiple Pulses
- Dual Source/Sink Output Drivers

#### DESCRIPTION

The UC1525A/1527A series of pulse width modulator integrated circuits are designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip +5.1-V reference is trimmed to 1% and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the C<sub>T</sub> and the discharge terminals provides a wide range of dead-time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands.

#### **BLOCK DIAGRAM**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION** (continued)

These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitter- free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs will remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The UC1525A output stage features NOR logic, giving a LOW output for an OFF state. The UC1527A utilizes OR logic which results in a HIGH output level when OFF.

## **ABSOLUTE MAXIMUM RATINGS**(1)

		UCx52xA	UNIT
+V <sub>IN</sub>	Supply voltage	40	
V <sub>C</sub>	Collector supply voltage	40	V
	Logic inputs	-0.3 to +5.5	V
	Analog inputs	-0.3 to +V <sub>IN</sub>	
	Output current, source or sink	500	
	Reference output current	50	mA
	Oscillator charging current	5	
	Power dissipation at $T_A = +25^{\circ}C^{(2)}$	1000	m\//
	Power dissipation at $T_C = +25^{\circ}C^{(2)}$	2000	mW
	Operating junction temperature	-55 to 150	
	Storage temperature range	-65 to 150	°C
	Lead temperature (soldering, 10 seconds)	300	

<sup>(1)</sup> Values beyond which damage may occur.

#### RECOMMENDED OPERATING CONDITIONS(1)

				MIN	MAX	UNIT			
+V <sub>IN</sub>	Input voltage			8	35	V			
V <sub>C</sub>	Collector supply voltage			4.5	35	V			
	Sink/source load current (steady state)			0	100				
	Sink/source load current (peak)			0	400	mA			
	Reference load current		0	20					
	Oscillator frequency range		100	400	Hz				
	Oscillator timing resistor		2	150	kΩ				
	Oscillator timing capacitorm	Oscillator timing capacitorm							
	Dead time resistor range			0	500	Ω			
		L	JC1525A, UC1527A	-55	125				
	Operating ambient temperature range	L	-25	85	°C				
		L	JC3525A, UC3527A	0	70				

<sup>(1)</sup> Range over which the device is functional and parameter limits are assured.

<sup>(2)</sup> See Thermal Characteristics table.





### THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PACKAGE	$\theta_{JA}$	θJC
J-16	80-120	28
N-16	90	45
DW-16	45-90	25
PLCC-20	43-75	34
LCC-20	70-80	20

## **CONNECTION DIAGRAMS**





NC - No internal connection



#### **ELECTRICAL CHARACTERISTICS**

 $+V_{IN}$  = 20 V, and over operating temperature, unless otherwise specified,  $T_A = T_J$ 

PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
REFERENCE		1				
Outratualla	T 0500	UC152xA, UC252xA	5.05	5.10	5.15	
Output voltage	$T_J = 25^{\circ}C$	UC352xA	5.0	5.1	5.2	V
Line regulationg	V <sub>IN</sub> = 8 V to 35 V			10	20	
Load regulationg	$I_L = 0$ mA to 20 mA			20	50	mV
Temperature stability <sup>(1)</sup>	Over operating range			20	50	
T-1-1	Line In discontinuo	UC152xA, UC252xA	5.0		5.2	.,
Total output variation <sup>(1)</sup>	Line, load, and temperature	UC352xA	4.95		5.25	V
Shorter circuit current	V <sub>REF</sub> = 0, T <sub>J</sub> = 25°C			80	100	mA
Output noise Voltage <sup>(1)</sup>	10 Hz ≤ 10 kHz, T <sub>J</sub> = 25°C			40	200	μVrms
Long term stability (1)	T <sub>J</sub> = 125°C			20	50	mV
OSCILLATOR SECTION <sup>(2)</sup>		-				li .
Initial accuracy <sup>(1)</sup> (2)	T <sub>J</sub> = 25°C			2%	6%	
(4) (2)		UC152xA, UC252xA		0.3%	1%	
Voltage stability <sup>(1)</sup> (2)	$V_{IN} = 8 \text{ V to } 35 \text{ V}$	UC352xA		1%	2%	
Temperature stability <sup>(1)</sup>	Over operating range			3%	6%	
Minimum frequency	$R_T = 200 \text{ k}\Omega, C_T = 0.1 \mu\text{F}$				120	Hz
Maximum frequency	$R_T = 2 k\Omega, C_T = 470 pF$		400			kHz
Current mirror	I <sub>RT</sub> = 2 mA		1.7	2.0	2.2	mA
Clock amplitude <sup>(1)</sup> (2)			3.0	3.5		V
Clock width <sup>(1)</sup> (2)	T <sub>J</sub> = 25°C		0.3	0.5	1.0	μs
Syncronization threshold <sup>(1)</sup> (2)			1.2	2.0	2.8	V
Sync input current	Sync voltage = 3.5 V			1.0	2.5	mA
ERROR AMPLIFIER SECTION (V	<sub>CM</sub> = 5.1 V)	1				
land offert values		UC152xA, UC252xA		0.5	5	mV
Input offset voltage		UC352xA		2	10	
Input bias current				1	10	
Input offset current					1	μΑ
DC open loop gain	R <sub>L</sub> ≥ 10 MΩ		60	75		dB
Gain-bandwidth product <sup>(1)</sup>	$A_V = 0 \text{ dB}, T_J = 25^{\circ}\text{C}$		1	2		MHz
DC transconductanc <sup>(1)</sup> (3)	$T_J = 25^{\circ}C$ , 30 k $\Omega \le R_L \le 1$ M $\Omega$		1.1	1.5		mS
Low-level output voltage				0.2	0.5	
High-level output voltage			3.8	5.6		V
Common mode rejection	V <sub>CM</sub> = 1.5 V to 5.2 V		60	75		·ID
Supply voltage rejection	V <sub>IN</sub> = 8 V to 35 V		50	60		dB

- These parameters, although ensured over the recommended operating conditions, are not 100% tested in production. Tested at f<sub>OSC</sub> = 40 kHz (R<sub>T</sub> = 3.6 k $\Omega$ , C<sub>T</sub> = 0.01  $\mu$ F, R<sub>D</sub> = 0. Approximate oscillator frequency is defined by:  $f = \frac{1}{C_T \Big( 0.7R_T + 3R_D \Big)}$

$$f = \frac{1}{C_T(0.7R_T + 3R_D)}$$

DC transconductance  $(g_M)$  relates to DC open-loop voltage gain  $(A_V)$  according to the following equation:  $A_V = g_M R_L$  where  $R_L$  is the resistance from pin 9 to ground. The minimum g<sub>M</sub> specification is used to calculate minimum A<sub>V</sub> when the error amplifier output is loaded.




### **ELECTRICAL CHARACTERISTICS (continued)**

 $+V_{IN}$  = 20 V, and over operating temperature, unless otherwise specified,  $T_A = T_J$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM COMPARATOR					
Minimum duty-cycle				0%	
Maximum duty-cycle		45%	49%		
1 (the	Zero duty-cycle	0.7	0.9		V
Input threshold (4)	Maximum duty-cycle		3.3	3.6	V
Input bias current <sup>(4)</sup>			0.05	1.0	μΑ
SHUTDOWN					
Soft-start current	V <sub>SD</sub> = 0 V, V <sub>SS</sub> = 0 V	25	50	80	μΑ
Soft-start low level	V <sub>SD</sub> = 2.5 V		0.4	0.7	
Shutdown threshold	To outputs, $V_{SS} = 5.1 \text{ V}$ , $T_J = 25^{\circ}\text{C}$	0.6	0.8	1.0	V
Shutdown input current	V <sub>SD</sub> = 2.5 V		0.4	1.0	mA
Shutdown Delay <sup>(5)</sup>	$V_{SD} = 2.5 \text{ V}, T_{J} = 25^{\circ}\text{C}$		0.2	0.5	μs
OUTPUT DRIVERS (each outp	ut) (V <sub>C</sub> = 20 V)				
Lave laval autout valtage	I <sub>SINK</sub> = 20 mA		0.2	0.4	
Low-level output voltage	I <sub>SINK</sub> = 100 mA		1.0	2.0	
Lligh lovel cutout valtage	I <sub>SOURCE</sub> = 20 mA	18	19		V
High-level output voltage	I <sub>SOURCE</sub> = 100 mA	17	18		
Undervoltage lockout	V <sub>COMP</sub> and V <sub>SS</sub> = High	6	7	8	
V <sub>C</sub> OFF Current <sup>(6)</sup>	V <sub>C</sub> = 35 V			200	μΑ
Rise Time <sup>(5)</sup>	$C_L = 1 \text{ nF, } T_J = 25^{\circ}C$		100	600	
Fall Time <sup>(5)</sup>	C <sub>L</sub> = 1 nF, T <sub>J</sub> = 25°C		50	300	ns
TOTAL STANDBY CURRENT					
Supply Current	V <sub>IN</sub> = 35 V		14	20	mA

- (4) Tested at  $f_{OSC}$  = 40 kHz ( $R_T$  = 3.6 k $\Omega$ ,  $C_T$  = 0.01  $\mu$ F,  $R_D$  = 0  $\Omega$ .
- (5) These parameters, although ensured over the recommended operating conditions, are not 100% tested in production.
- (6) Collector off-state quiescent current measured at pin 13 with outputs low for UC1525A and high for UC1527A.

### **UC1525A Error Amplifier**





### PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS




Figure 1. UC1525A Output Circuit (1/2 circuit shown)




Figure 2. Grounded Driver Outputs For Single-Ended Supplies

For single-ended supplies, the driver outputs are grounded. The  $V_C$  termainal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.






Figure 3. Output Drivers With Low Source Impedance

The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.




Figure 4. UC1525A Output Saturation Characteristics.




Figure 5. Conventional Push-Pull Bipolar Design

In conventional push-pull bipolar designs, forward base drive is controlled by R1–R3. Rapid turn-off times for the power devices are achieved with speed-up capacitors C1 and C2.






Figure 6. Low Power Transformers

Low power transformers can be driven by the UC1525A. Automatic reset occurs during dead time, when both ends of the primary winding are switched to ground.




Figure 7. UC1525A Oscillator Schematic



### **Shutdown Options (See Block Diagram)**

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 A to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions; the PWM latch is immediately set providing the fastest turn-off signal to the outputs; and a 150-A current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation. All transitions of the voltage on pin 10 should be within the time frame of one clock cycle and not repeated at a frequency higher than 10 clock cycles.







Figure 8.



Oscillator Discharge Time vs R<sub>T</sub> C<sub>T</sub>




Figure 9.

#### Error Amplifier Voltage Gain and Phase vs Frequency




Figure 11.






Figure 12. Lab Test Fixture





19-Feb-2015

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89511012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-89511012A	Samples
5962-89511032A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89511032A UC1525AL/ 883B	Samples
5962-8951103EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8951103EA UC1525AJ/883B	Samples
5962-89511042A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-89511042A UC1527AL/ 883B	Samples
5962-8951104EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8951104EA UC1527AJ/883B	Samples
UC1525AJ	ACTIVE	CDIP	J	16	25	TBD	A42	N / A for Pkg Type	-55 to 125	UC1525AJ	Samples
UC1525AJ883B	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8951103EA UC1525AJ/883B	Samples
UC1525AL	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	UC1525AL	Samples
UC1525AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89511032A UC1525AL/ 883B	Samples
UC1527AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1527AJ	Samples
UC1527AJ883B	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8951104EA UC1527AJ/883B	Samples
UC1527AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-89511042A UC1527AL/ 883B	Samples
UC2525ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2525ADW	Samples
UC2525ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2525ADW	Samples
UC2525ADWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2525ADW	Samples





www.ti.com

19-Feb-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC2525AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-25 to 85	UC2525AJ	Sample
UC2525AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-25 to 85	UC2525AN	Samples
UC2525ANG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-25 to 85	UC2525AN	Samples
UC2525BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2525BDW	Samples
UC2525BDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-25 to 85	UC2525BDW	Samples
UC2525BN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-25 to 85	UC2525BN	Samples
UC2527AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2527AN	Samples
UC2527ANG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2527AN	Samples
UC3525ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3525ADW	Samples
UC3525ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3525ADW	Samples
UC3525ADWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3525ADW	Samples
UC3525ADWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3525ADW	Samples
UC3525AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	0 to 70	UC3525AJ	Samples
UC3525AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3525AN	Samples
UC3525ANG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3525AN	Samples
UC3525AQ	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	UC3525AQ	Samples
UC3525AQG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 70	UC3525AQ	Samples
UC3527AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	0 to 70	UC3527AJ	Samples



## PACKAGE OPTION ADDENDUM

19-Feb-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC3527AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3527AN	Samples
UC3527ANG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3527AN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

19-Feb-2015

#### OTHER QUALIFIED VERSIONS OF UC1525A, UC1527A, UC2525A, UC2525AM, UC3525AM, UC3525AM, UC3527A, UC3527AM:

- Catalog: UC3525A, UC3527A, UC2525A, UC3525AM, UC3525A, UC3527AM, UC3527A
- Military: UC2525AM, UC1525A, UC1525A, UC1527A

NOTE: Qualified Version Definitions:

www.ti.com

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 26-Mar-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2525ADWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 26-Mar-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UC2525ADWTR	SOIC	DW	16	2000	367.0	367.0	38.0	

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity