

Low power single CMOS timer

Features

- Very low power consumption:
110 μ A typ at $V_{CC} = 5$ V
90 μ A typ at $V_{CC} = 3$ V
- High maximum astable frequency of 2.7 MHz
- Pin-to-pin functionally-compatible with bipolar NE555
- Wide voltage range: +2 V to +16 V
- Supply current spikes reduced during output transitions
- High input impedance: $10^{12} \Omega$
- Output compatible with TTL, CMOS and logic MOS

Description

The TS555 is a single CMOS timer with a very low consumption:


($I_{CC(TYP)}$ TS555 = 110 μ A at $V_{CC} = +5$ V versus $I_{CC(TYP)}$ NE555 = 3 mA),
and high frequency:

($f_{f(max)}$ TS555 = 2.7 MHz versus $f_{f(max)}$ NE555 = 0.1 MHz).

Timing remains accurate in both monostable and astable mode.

The TS555 provides reduced supply current spikes during output transitions, which enable the use of lower decoupling capacitors compared to those required by bipolar NE555.

With the high input impedance ($10^{12} \Omega$), timing capacitors can also be minimized.



N
DIP8
(Plastic package)




D
SO8
(Plastic micropackage)



P
TSSOP8
(Thin shrink small outline package)

Pin connections (top view)



1 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	+18	V
I_{OUT}	Output current	± 100	mA
R_{thja}	Thermal resistance junction to ambient		$^{\circ}\text{C}/\text{W}$
	DIP8 ⁽¹⁾	85	
	SO8 ⁽²⁾	125	
R_{thjc}	Thermal resistance junction to case		$^{\circ}\text{C}/\text{W}$
	DIP8 ⁽¹⁾	41	
	SO8 ⁽²⁾	40	
	TSSOP8 ⁽²⁾	37	
T_j	Junction temperature	+150	$^{\circ}\text{C}$
T_{stg}	Storage temperature range	-65 to +150	$^{\circ}\text{C}$
ESD	Human body model (HBM) ⁽³⁾	1500	V
	Machine model (MM) ⁽⁴⁾	200	
	Charged device model (CDM) ⁽⁵⁾	1000	

- Short-circuits can cause excessive heating. These values are typical and specified for a single layer PCB.
- Short-circuits can cause excessive heating. These values are typical and specified for a four layers PCB.
- Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5k Ω resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of connected pin combinations while the other pins remain floating.
- Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to the ground.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	2 to 16	V
I_{OUT}	Output sink current	10	mA
	Output source current	50	
T_{oper}	Operating free air temperature range		$^{\circ}\text{C}$
	TS555C	0 to +70	
	TS555I	-40 to +125	
	TS555M	-55 to +125	

2 Schematic diagrams

Figure 1. Schematic diagram




Figure 2. Block diagram




Table 3. Functions table

Reset	Trigger	Threshold	Output
Low	x	x	Low
High	Low	x	High
High	High	High	Low
High	High	Low	Previous state

Note: *LOW*: level voltage \leq minimum voltage specified.
HIGH: level voltage \geq maximum voltage specified.
x: irrelevant.

3 Electrical characteristics

Table 4. Static electrical characteristics
 $V_{CC} = +2\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{CC}	Supply current (no load, high and low states) $T_{min.} \leq T_{amb} \leq T_{max}$		65	200 200	μA
V_{CL}	Control voltage level $T_{min.} \leq T_{amb} \leq T_{max}$	1.2 1.1	1.3	1.4 1.5	V
V_{DIS}	Discharge saturation voltage ($I_{dis} = 1\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.05	0.2 0.25	V
I_{DIS}	Discharge pin leakage current		1	100	nA
V_{OL}	Low level output voltage ($I_{sink} = 1\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.1	0.3 0.35	V
V_{OH}	High level output voltage ($I_{source} = -0.3\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$	1.5 1.5	1.9		V
V_{TRIG}	Trigger voltage $T_{min.} \leq T_{amb} \leq T_{max}$	0.4 0.3	0.67	0.95 1.05	V
I_{TRIG}	Trigger current		10		pA
I_{TH}	Threshold current		10		pA
V_{RESET}	Reset voltage $T_{min.} \leq T_{amb} \leq T_{max}$	0.4 0.3	1.1	1.5 2.0	V
I_{RESET}	Reset current		10		pA

Table 5. Static electrical characteristics
 $V_{CC} = +3\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{CC}	Supply current (no load, high and low states) $T_{min.} \leq T_{amb} \leq T_{max}$		90	230 230	μA
V_{CL}	Control voltage level $T_{min.} \leq T_{amb} \leq T_{max}$	1.8 1.7	2	2.2 2.3	V
V_{DIS}	Discharge saturation voltage ($I_{dis} = 1\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.05	0.2 0.25	V
I_{DIS}	Discharge pin leakage current		1	100	nA
V_{OL}	Low level output voltage ($I_{sink} = 1\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.1	0.3 0.35	V
V_{OH}	High level output voltage ($I_{source} = -0.3\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$	2.5 2.5	2.9		V
V_{TRIG}	Trigger voltage $T_{min.} \leq T_{amb} \leq T_{max}$	0.9 0.8	1	1.1 1.2	V
I_{TRIG}	Trigger current		10		pA
I_{TH}	Threshold current		10		pA
V_{RESET}	Reset voltage $T_{min.} \leq T_{amb} \leq T_{max}$	0.4 0.3	1.1	1.5 2.0	V
I_{RESET}	Reset current		10		pA

Table 6. Dynamic electrical characteristics
 $V_{CC} = +3\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Timing accuracy (monostable) ⁽¹⁾ $R = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$ $V_{CC} = 2\text{ V}$ $V_{CC} = 3\text{ V}$		1 1		%
	Timing shift with supply voltage variations (monostable) $R = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = 3\text{ V} \pm 0.3\text{ V}$ ⁽¹⁾		0.5		%/V
	Timing shift with temperature ⁽¹⁾ $T_{min.} \leq T_{amb} \leq T_{max.} \cdot 5$		75		ppm/ $^\circ\text{C}$
f_{max}	Maximum astable frequency ⁽²⁾ $R_A = 470\text{ }\Omega$, $R_B = 200\text{ }\Omega$, $C = 200\text{ pF}$		2		MHz
	Astable frequency accuracy ⁽²⁾ $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$		5		%
	Timing shift with supply voltage variations (astable mode) ⁽²⁾ $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = 3$ to 5 V		0.5		%/V
t_R	Output rise time ($C_{load} = 10\text{ pF}$)		25		ns
t_F	Output fall time ($C_{load} = 10\text{ pF}$)		20	-	ns
t_{PD}	Trigger propagation delay		100		ns
t_{RPW}	Minimum reset pulse width ($V_{trig} = 3\text{ V}$)		350		ns

1. See [Figure 4](#).

2. See [Figure 6](#).

Table 7. Static electrical characteristics
 $V_{CC} = +5\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{CC}	Supply current (no load, high and low states) $T_{min.} \leq T_{amb} \leq T_{max}$		110	250 250	μA
V_{CL}	Control voltage level $T_{min.} \leq T_{amb} \leq T_{max}$	2.9 2.8	3.3	3.8 3.9	V
V_{DIS}	Discharge saturation voltage ($I_{dis} = 10\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.2	0.3 0.35	V
I_{DIS}	Discharge pin leakage current		1	100	nA
V_{OL}	Low level output voltage ($I_{sink} = 8\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.3	0.6 0.8	V
V_{OH}	High level output voltage ($I_{source} = -2\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$	4.4 4.4	4.6		V
V_{TRIG}	Trigger voltage $T_{min.} \leq T_{amb} \leq T_{max}$	1.36 1.26	1.67	1.96 2.06	V
I_{TRIG}	Trigger current		10		pA
I_{TH}	Threshold current		10		pA
V_{RESET}	Reset voltage $T_{min.} \leq T_{amb} \leq T_{max}$	0.4 0.3	1.1	1.5 2.0	V
I_{RESET}	Reset current		10		pA

Table 8. Dynamic electrical characteristics
 $V_{CC} = +5\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Timing accuracy (monostable) ⁽¹⁾ $R = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$		2		%
	Timing shift with supply voltage variations (monostable) ⁽¹⁾ $R = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = 5\text{ V} \pm 1\text{ V}$		0.38		%/V
	Timing shift with temperature ⁽¹⁾ $T_{min.} \leq T_{amb} \leq T_{max}$		75		ppm/ $^\circ\text{C}$
f_{max}	Maximum astable frequency ⁽²⁾ $R_A = 470\text{ }\Omega$, $R_B = 200\text{ }\Omega$, $C = 200\text{ pF}$		2.7		MHz
	Astable frequency accuracy ⁽²⁾ $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$		3		%
	Timing shift with supply voltage variations (astable mode) ⁽²⁾ $R_A = R_B = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = 5$ to 12 V		0.1		%/V
t_R	Output rise time ($C_{load} = 10\text{ pF}$)		25		ns
t_F	Output fall time ($C_{load} = 10\text{ pF}$)		20	-	ns
t_{PD}	Trigger propagation delay		100		ns
t_{RPW}	Minimum reset pulse width ($V_{trig} = 5\text{ V}$)		350		ns

1. See [Figure 4](#).

2. See [Figure 6](#).

Table 9. Static electrical characteristics
 $V_{CC} = +12\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{CC}	Supply current (no load, high and low states) $T_{min.} \leq T_{amb} \leq T_{max}$		170	400 400	μA
V_{CL}	Control voltage level $T_{min.} \leq T_{amb} \leq T_{max}$	7.4 7.3	8	8.6 8.7	V
V_{DIS}	Discharge saturation voltage ($I_{dis} = 80\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		0.09	1.5 2.0	V
I_{DIS}	Discharge pin leakage current		1	100	nA
V_{OL}	Low level output voltage ($I_{sink} = 50\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$		1.2	2 2.8	V
V_{OH}	High level output voltage ($I_{source} = -10\text{ mA}$) $T_{min.} \leq T_{amb} \leq T_{max}$	10.5 10.5	11		V
V_{TRIG}	Trigger voltage $T_{min.} \leq T_{amb} \leq T_{max}$	3.2 3.1	4	4.8 4.9	V
I_{TRIG}	Trigger current		10		pA
I_{TH}	Threshold current		10		pA
V_{RESET}	Reset Voltage $T_{min.} \leq T_{amb} \leq T_{max}$	0.4 0.3	1.1	1.5 2.0	V
I_{RESET}	Reset current		10		pA

Table 10. Dynamic electrical characteristics
 $V_{CC} = +12\text{ V}$, $T_{amb} = +25^\circ\text{ C}$, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Timing accuracy (monostable) ⁽¹⁾ $R = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = +12\text{ V}$		4		%
	Timing shift with supply voltage variations (monostable) ⁽¹⁾ $R = 10\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = +5\text{ V} \pm 1\text{ V}$		0.38		%/V
	Timing shift with temperature $T_{min.} \leq T_{amb} \leq T_{max.}$, $V_{CC} = +5\text{ V}$		75		ppm/ $^\circ\text{C}$
f_{max}	Maximum astable frequency ⁽²⁾ $R_A = 470\text{ }\Omega$, $R_B = 200\text{ }\Omega$, $C = 200\text{ pF}$, $V_{CC} = +5\text{ V}$		2.7		MHz
	Astable frequency accuracy $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = +12\text{ V}$		3		%
	Timing shift with supply voltage variations (astable mode) $R_A = R_B = 1\text{ k}\Omega$ to $100\text{ k}\Omega$, $C = 0.1\text{ }\mu\text{F}$, $V_{CC} = 5$ to $+12\text{ V}$		0.1		%/V

1. See [Figure 4](#).

2. See [Figure 6](#).


Figure 3. Supply current (per timer) versus supply voltage

4 Application information

4.1 Monostable operation

In monostable mode, the timer operates like a one-shot generator. The external capacitor is initially held discharged by a transistor inside the timer, as shown in [Figure 4](#).

Figure 4. Application schematic



The circuit triggers on a negative-going input signal when the level reaches $1/3 V_{CC}$. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 R \times C$.


Since the charge rate and threshold level of the comparator are both directly proportional to the supply voltage, the timing interval is independent of the supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle then starts on the positive edge of the reset pulse. While the reset pulse is applied, the output is driven to the LOW state.

When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R \times C$.

When the voltage across the capacitor equals $2/3 V_{CC}$, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. [Figure 5](#) shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any false triggering.

Figure 5. Timing diagram



4.2 Astable operation

When the circuit is connected as shown in *Figure 6* (pins 2 and 6 connected) it triggers itself and runs as a multi-vibrator. The external capacitor charges through R_A and R_B and discharges through R_B only. Therefore, the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times, and therefore frequency, are independent of the supply voltage.

Figure 6. Application schematic




Figure 7 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t1 = 0.693 (R_A + R_B) C$$

The discharge time (output LOW) by:

$$t2 = 0.693 \times R_B \times C$$

Thus the total period T is given by:

$$T = t1 + t2 = 0.693 (R_A + 2R_B) C$$


The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$

The duty cycle is given by:

$$D = \frac{R_B}{R_A + 2R_B}$$

Figure 7. Timing diagram



5 Package information

In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK[®] packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: www.st.com.

5.1 DIP8 package information

Figure 8. DIP8 package mechanical drawing




Table 11. DIP8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			5.33			0.210
A1	0.38			0.015		
A2	2.92	3.30	4.95	0.115	0.130	0.195
b	0.36	0.46	0.56	0.014	0.018	0.022
b2	1.14	1.52	1.78	0.045	0.060	0.070
c	0.20	0.25	0.36	0.008	0.010	0.014
D	9.02	9.27	10.16	0.355	0.365	0.400
E	7.62	7.87	8.26	0.300	0.310	0.325
E1	6.10	6.35	7.11	0.240	0.250	0.280
e		2.54			0.100	
eA		7.62			0.300	
eB			10.92			0.430
L	2.92	3.30	3.81	0.115	0.130	0.150

5.2 SO-8 package information

Figure 9. SO-8 package mechanical drawing




Table 12. SO-8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
ccc			0.10			0.004

5.3 TSSOP8 package information

Figure 10. TSSOP8 package mechanical drawing




Table 13. TSSOP8 package mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.2			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
c	0.09		0.20	0.004		0.008
D	2.90	3.00	3.10	0.114	0.118	0.122
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.177
e		0.65			0.0256	
k	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1			0.039	
aaa		0.1			0.004	

6 Ordering information

Table 14. Order codes

Order code	Temperature range	Package	Packaging	Marking
TS555CN	0°C, +70°C	DIP8	Tube	TS555CN
TS555CD TS555CDT		SO-8	Tube or Tape & reel	555C
TS555CPT		TSSOP8	Tape & reel	555C
TS555IN	-40°C, +125°C	DIP8	Tube	TS555IN
TS555ID TS555IDT		SO-8	Tube or Tape & reel	555I
TS555IPT		TSSOP8	Tape & reel	555I
TS555MN	-55°C, +125°C	DIP8	Tube	TS555CM
TS555MD TS555MDT		SO-8	Tube or Tape & reel	555M
TS555MPT		TSSOP8	Tape & reel	555M

7 Revision history

Table 15. Document revision history

Date	Revision	Changes
01-Feb-2003	1	Initial release.
03-Nov-2008	2	Document reformatted. Added output current, ESD and thermal resistance values in Table 1: Absolute maximum ratings . Added output current values in Table 2: Operating conditions .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com