

M48T128Y

5.0 V, 1 Mbit (128 Kb x 8) TIMEKEEPER[®] SRAM


Not recommended for new design

Features

- Integrated, ultra low power SRAM, real-time clock, power-fail control circuit, battery, and crystal
- BCD coded year, month, day, date, hours, minutes, and seconds
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltage V_{CC} = 4.5 to 5.5 V; 4.1 V ≤ V_{PFD} ≤ 4.5 V (V_{PFD} = power-fail deselect voltage)
- Conventional SRAM operation; unlimited WRITE cycles
- Software-controlled clock calibration for high accuracy applications
- 10 years of data retention and clock operation in the absence of power
- Self-contained battery and crystal in the DIP package
- Pin and function compatible with JEDEC standard 128 K x 8 SRAMs
- RoHS compliant

ns'

- Lead-free second level interconnect



Contents

1	Description	5
2	Operation modes	7
	2.1 READ mode	8
	2.2 WRITE mode	9
	2.3 Data retention mode	10
3	Clock operations	.5. 11
	3.1 Reading the clock	11
	 3.2 Setting the clock	11
	3.3 Stopping and starting the oscillator	11
	3.4 Calibrating the clock	12
	3.5 V _{CC} noise and negative going transients	14
4	Maximum ratings	15
5	DC and AC parameters	16
6	Package mechanical data	19
7	Environmental information	20
8	Part numbering	21
999	Revision history	22



List of tables

Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9.	Signal names5Operating modes7READ mode AC characteristics8WRITE mode AC characteristics10Register map12Absolute maximum ratings15Operating and AC measurement conditions16Capacitance16DC characteristics17
Table 10. Table 11. Table 12. Table 13. Table 14.	Power down/up AC characteristics 18 Power down/up trip points DC characteristics 18 PMDIP32 – 32-pin plastic module DIP, package mechanical data 19 Ordering information scheme 21 Document revision history 22
	Signal names 5 Operating modes 7 READ mode AC characteristics 8 WRITE mode AC characteristics 10 Register map 12 Absolute maximum ratings 15 Operating and AC measurement conditions 16 Capacitance 16 DC characteristics 17 Power down/up AC characteristics 17 Power down/up AC characteristics 18 POWerl down/up AC characteristics 18 POWerl down/up AC characteristics 18 PMDIP32 – 32-pin plastic module DIP, package mechanical data 19 Ordering information scheme 21 Document revision history 22
010501	



List of figures

	Figure 1.	Logic diagram
	Figure 2. Figure 3	Block diagram
	Figure 4	BEAD mode AC waveforms 8
	Figure 5	WRITE enable controlled WRITE AC waveform 9
	Figure 6.	Chip enable controlled, WRITE AC waveforms
	Figure 7.	Crystal accuracy across temperature
	Figure 8.	Clock calibration
	Figure 9.	Supply voltage protection
	Figure 10.	AC testing load circuit
	Figure 11.	Power down/up mode AC waveforms
	Figure 12.	Recycling symbols
		obsolete r
		product(s)
0	psolf	Logic diagram



1 Description

The M48T128Y TIMEKEEPER[®] RAM is a 128 Kb x 8 non-volatile static RAM and real-time clock. The special DIP package provides a fully integrated battery-backed memory and real-time clock solution. The M48T128Y directly replaces industry standard 128 Kb x 8 SRAM.

It also provides the non-volatility of Flash without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed. The 32-pin, 600 mil DIP hybrid houses a controller chip, SRAM, quartz crystal, and a long-life lithium button cell in a single package.







Table 1. Signal names


	Table II. Olgila Hallies	
	A0-A16	Address inputs
	DQ0-DQ7	Data inputs / outputs
		Chip enable
	G	Output enable
10	W	WRITE enable
50 ¹	V _{CC}	Supply voltage
005	V _{SS}	Ground
U	NC	Not connected internally













2 Operation modes

Figure 3 on page 6 illustrates the static memory array and the quartz controlled clock oscillator. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 1FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting. The seven clock bytes (1FFFFh - 1FFF8h) are not the actual clock counters, they are memory locations consisting of BiPORT™ READ/WRITE memory cells within the static RAM array. The M48T128Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. The M48T128Y also has its own power-fail detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the TIMEKEEPER® register data and external SRAM, providing data security in the midst of unpredictable system operation. As V_{CC} falls below the battery backup switchover voltage (V_{SO}), the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

	Operating modes)				
Mode	V _{CC}	E	G	W	DQ0-DQ7	Power
Deselect		V _{IH}	X	X	High Z	Standby
WRITE	4.5 to 5.5 V	V _{IL}	x	V _{IL}	D _{IN}	Active
READ	4.5 to 5.5 V	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	Active
READ		V _{IL}	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min) ⁽¹⁾	Х	Х	Х	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery backup mode

· C.

Table 2. Operating modes

1. See Table 11 on page 18 for details.

Note: X =

 $X = V_{IH}$ or V_{IL} ; V_{SO} = battery backup switchover voltage.



2.1 **READ** mode

The M48T128Y is in the READ mode whenever \overline{W} (WRITE enable) is high and \overline{E} (chip enable) is low. The unique address specified by the 17 address inputs defines which one of the 131,072 bytes of data is to be accessed.

Valid data will be available at the data I/O pins within tAVQV (address access time) after the last address input signal is stable, providing the \overline{E} and \overline{G} access times are also satisfied. If the E and G access times are not met, valid data will be available after the latter of the chip enable access times (t_{ELQV}) or output enable access time (t_{GLQV}). The state of the eight three-state data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before tAVQV, the data lines will be driven to an indeterminate state until tAVQV. If the address inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for t_{AXQX} (output data hold time) but will go indeterminate until the next address access.




Figure 4. **READ mode AC waveforms**

Note: WE = High.

READ mode AC characteristics Table 3.

Symbol	Parameter ⁽¹⁾	M481	M48T128Y		
Symbol	Parameter	Min	Max		
t _{AVAV}	READ cycle time	70		ns	
t _{AVQV}	Address valid to output valid		70	ns	
t _{ELQV}	Chip enable low to output valid		70	ns	
t _{GLQV}	Output enable low to output valid		40	ns	
t _{ELQX} ⁽²⁾	Chip enable low to output transition	5		ns	
t _{GLQX} ⁽²⁾	Output enable low to output transition	5		ns	
t _{EHQZ} ⁽²⁾	Chip enable high to output Hi-Z		25	ns	
t _{GHQZ} ⁽²⁾	Output enable high to output Hi-Z		25	ns	
t _{AXQX}	Address transition to output transition	10		ns	

1. Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).

2. C_L = 5 pF.



2.2 WRITE mode

The M48T128Y is in the WRITE mode whenever \overline{W} (WRITE enable) and \overline{E} (chip enable) are low state after the address inputs are stable.

The start of a WRITE is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A WRITE is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for a minimum of t_{FHAX} from chip enable or t_{WHAX} from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} a low on \overline{W} will disable the outputs t_{WI Q7} after \overline{W} falls.




Figure 5. WRITE enable controlled, WRITE AC waveform






Table 4.	WRITE mode AC characteristics			
Symbol	Parameter ⁽¹⁾	M48T	Unit	
Symbol	Farameter	Min	Max	Unit
t _{AVAV}	WRITE cycle time	70		ns
t _{AVWL}	Address valid to WRITE enable low	0		ns
t _{AVEL}	Address valid to chip enable low	0		ns
t _{WLWH}	WRITE enable pulse width	50		ns
t _{ELEH}	Chip enable low to chip enable 1 high	55		ns
t _{WHAX}	WRITE enable high to address transition	5		ns
t _{EHAX}	Chip enable high to address transition	10		ns
t _{DVWH}	Input valid to WRITE enable high	30		ns
t _{DVEH}	Input valid to chip enable high	30	S.	ns
t _{WHDX}	WRITE enable high to input transition	5	5	ns
t _{EHDX}	Chip enable high to input transition	10	10	ns
t _{WLQZ} (2)(3)	WRITE enable low to output Hi-Z		25	ns
t _{AVWH}	Address valid to WRITE enable high	60		ns
t _{AVEH}	Address valid to chip enable high	60		ns
t _{WHQX} ⁽²⁾⁽³⁾	WRITE enable high to output transition	5		ns

 Table 4.
 WRITE mode AC characteristics

1. Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).

2. $C_L = 5 \text{ pF}.$

3. If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

2.3 Data retention mode

With valid V_{CC} applied, the M48T128Y operates as a conventional BYTEWIDETM static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance, and all inputs are treated as "Don't care."

Note:

01050

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F The M48T128Y/ may respond to transient noise spikes on V_{CC} that reach into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO}, the control circuit switches power to the internal battery, preserving data and powering the clock. The internal energy source will maintain data in the M48T128Y for an accumulated period of at least 10 years at room temperature. As system power rises above V_{SO}, the battery is disconnected, and the power supply is switched to external V_{CC}. Deselect continues for t_{REC} after V_{CC} reaches V_{PFD} (max).



3 Clock operations

3.1 Reading the clock

Updates to the TIMEKEEPER[®] registers should be halted before clock data is read to prevent reading data in transition. The BiPORT[™] TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the control register (1FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

3.2 Setting the clock

Bit D7 of the control register (1FFF8h) is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format (see *Table 5 on page 12*). Resetting the WRITE bit to a '0' then transfers the values of all time registers 1FFFh-1FF9h to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur one second later.

3.3 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at bit D7 within 1FFF9h. Setting it to a '1' stops the oscillator. The M48T128Y is shipped from STMicroelectronics with the STOP bit set to a '1.' When reset to a '0,' the M48T128Y oscillator starts after one second.



	nogi		μ							
Address				Da	ta				Function/range	
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD f	ormat
1FFFFh		10 y	ears			Ye	ear		Year	00-99
1FFFEh	0	0	0	10 M		Мо	nth		Month	01-12
1FFFDh	0	0	10	date		Da	ate		Date	01-31
1FFFCh	0	FT	0	0	0		Day		Day	01-07
1FFFBh	0	0	10 ł	ours		Но	urs		Hours	00-23
1FFFAh	0	10	0 minut	es		Min	utes		Minutes	00-59
1FFF9h	ST	1() secon	ds		Seconds			Seconds	00-59
1FFF8h	W	R	S		С	alibratio	n		Control	15
Keys: S = SIGN bit R = READ bit W = WRITE bit ST = STOP bit 0 = Must be set to '0' Z = '0' and are Read only Y = '1' or '0'										
	ust be : ' and ai					-0	0			
Z = 0 Y = '1'		enea	u only			5				
$\mathbf{I} = \mathbf{I}$	010			(JY					
Calibra	tina	tha c	lock							

Table 5. Register map

- 0 = Must be set to '0'
- Z = 0' and are Read only

3.4 Calibrating the clock

The M48T128Y is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are factory calibrated at 25 °C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator frequency error at 25 °C, which equates to about ±1.53 minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than +1/-2 ppm at 25 °C. The oscillation rate of crystals changes with temperature (see Figure 7 on page 13). The M48T128Y design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 128 stage, as shown in Figure 8 on page 13.

The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down. The calibration bits occupy the five lower order bits (D4-D0) in the control register 1FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.



One method is available for ascertaining how much calibration a given M48T128Y may require. This involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time.

Calibration values, including the number of seconds lost or gained in a given period, can be found in the STMicroelectronics application note, "TIMEKEEPER calibration."

This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the calibration byte. For example, a deviation of 21 seconds slow over a period of 30 days would indicate a -8 ppm oscillator frequency error, requiring a +2(WR100010) to be loaded into the calibration byte for correction.





Figure 7. Crystal accuracy across temperature

Figure 8. Clock calibration






0501

3.5 V_{CC} noise and negative going transients

 I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1 μ F (as shown in *Figure 9*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a Schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.





4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
T _A	Ambient operating temperature	0 to 70	°C
T _{STG}	Storage temperature (V _{CC} off, oscillator off)	-40 to 85	°C
T _{SLD} ⁽¹⁾⁽²⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltages	-0.3 to 7	v
V _{CC}	Supply voltage	-0.3 to 7	V
Ι _Ο	Output current	20	mA
PD	Power dissipation	1	W

Table 6. Absolute maximum ratings	Table 6.	Absolute maximum ratir	ngs
-----------------------------------	----------	------------------------	-----

 Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

2. For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.

Caution: Negative undershoots below -0.3 V are not allowed on any pin while in the battery backup mode.



5 **DC and AC parameters**

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC measurement conditions						
Parameter	M48T128Y	Unit				
Supply voltage (V _{CC})	4.5 to 5.5	V				
Ambient operating temperature (T _A)	0 to 70	°C				
Load capacitance (C _L)	100	pF				
Input rise and fall times	≤ 5	ns				
Input pulse voltages	0 to 3	V				
Input and output timing ref. voltages	1.5	V				

Note:

Output Hi-Z is defined as the point where data is no longer driven.

Figure 10. AC testing load circuit




Table 8. Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Max	Unit
C _{IN}	Input capacitance	-	20	pF
C _{IO} ⁽³⁾	Input / output capacitance	-	20	pF

1. Effective capacitance measured with power supply at 5 V. Sampled only, not 100% tested.

2. At 25 °C, f = 1 MHz.

3. Outputs deselected.



Table 9. DC	characteristics
-------------	-----------------

Symbol	Parameter	Test condition ⁽¹⁾	M4	Uni	
Symbol	Parameter	Test condition **	Min	Мах	
ILI	Input leakage current	$0 V \le V_{IN} \le V_{CC}$		±2	μA
$I_{LO}^{(2)}$	Output leakage current	$0 V \le V_{OUT} \le V_{CC}$		±2	μA
I _{CC}	Supply current	Outputs open		95	mA
I _{CC1}	Supply current (standby) TTL	$\overline{E} = V_{IH}$		8	mA
I _{CC2}	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 V$		4	mA
V _{IL}	Input low voltage		-0.3	0.8	V
V _{IH}	Input high voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output low voltage	I _{OL} = 2.1 mA		0.4	5 v
V _{OH}	Output high voltage	I _{OH} = −1 mA	2.4	CV	V
 Valid for Outputs of 	ambient operating temperature: T _A = 0 to 70 deselected.	² C; V _{CC} = 4.5 to 5.5 V (except v	where noted).	900	
 Valid for Outputs of 	ambient operating temperature: $T_A = 0$ to 70 deselected.	² °C; V _{CC} = 4.5 to 5.5 V (except v	where noted).	900	
 Valid for Outputs of 	Output high voltage ambient operating temperature: T _A = 0 to 70 deselected.	PC; V _{CC} = 4.5 to 5.5 V (except v	where noted).	guo	






Figure 11. Power down/up mode AC waveforms

Table 10.	Power down/	up AC	characteristics
-----------	-------------	-------	-----------------

Symbol	Parameter ⁽¹⁾	Min	Мах	Unit
t _F ⁽²⁾	V_{PFD} (max) to V_{PFD} (min) V_{CC} fall time	300		μs
t _{FB} ⁽³⁾	V _{PFD} (min) to V _{SS} V _{CC} fall time	10		μs
t _R	V_{PFD} (min) to V_{PFD} (max) V_{CC} rise time	0		μs
t _{RB}	V_{SS} to V_{PFD} (min) V_{CC} rise time	1		μs
t _{REC}	V _{PFD} (max) to inputs recognized	40	200	ms

1. Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).

2. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 µs after V_{CC} passes V_{PFD} (min).

3. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

Table 11. Power down/up trip points DC characteristics

	Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Тур	Max	Unit
	V _{PFD}	Power-fail deselect voltage	4.1	4.35	4.5	V
~	V _{SO}	Battery backup switchover voltage		3.0		V
\mathcal{I}	t _{DR} ⁽³⁾	Expected data retention time	10			YEARS

1. All voltages referenced to $V_{\mbox{\scriptsize SS}}.$

2. Valid for ambient operating temperature: $T_A = 0$ to 70 °C; $V_{CC} = 4.5$ to 5.5 V (except where noted).


3. At 25 °C; $V_{CC} = 0 V$.



6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.





Note: Drawing is not to scale.

Table 12. PMDIP32 – 32-pin plastic module DIP, package mechanical data


		mm			inches		
	Symb	Тур	Min	Max	Тур	Min	Max
	A	20.	9.27	9.52		0.365	0.375
	A1		0.38	_		0.015	_
	В		0.43	0.59		0.017	0.023
16	С		0.20	0.33		0.008	0.013
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	D		42.42	43.18		1.670	1.700
~05	E		18.03	18.80		0.710	0.740
U.	e1		2.29	2.79		0.090	0.110
	e3	38.1			1.5		
	eA		14.99	16.00		0.590	0.630
	L		3.05	3.81		0.120	0.150
	S		1.91	2.79		0.075	0.110
	Ν		32			32	



### 7 Environmental information



obsolete Product(S)




This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.



## 8 Part numbering



blank = Ecopack[®] package, tubes

1. Device is not recommended for new design. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.



050

# 9 Revision history

Table 14.	Document revision history
-----------	---------------------------

Date	Revision	Changes		
Jun-1998	1	First issue		
31-Jan-2000	1.1	Calibrating the clock paragraph changed		
30-Mar-2000	1.2	Storage temperature changed (Table 6)		
20-Jul-2001	2	Reformatted; temperature information added to tables ( <i>Table 8, 9, 3, 4</i> , <i>10, 11</i> )		
21-Sep-2001	2.1	Corrected speed grade in ordering information		
23-May-2002	2.2	Add countries to disclaimer; add marketing status		
07-Aug-2002	2.3	Refine marketing status text		
28-Mar-2003	3	v2.2 template applied; test condition updated (Table 11)		
06-Aug-2004	4	Reformatted; updated register map (Table 5)		
22-Feb-2005	5	IR reflow update (Table 6)		
18-Jun-2010	6	Updated <i>Features</i> , <i>Section 4</i> , <i>Table 12</i> , <i>13</i> ; added ECOPACK [®] text to <i>Section 6</i> ; added <i>Section 7: Environmental information</i> ; reformatted document.		
19-Sep-2011	7	Device is not recommended for new design (updated cover page, <i>Table 13</i> ); updated footnote of <i>Table 6</i> ; updated <i>Section 7:</i> <i>Environmental information</i> ; removed M48T128V.		
solete Production for a local web rest.				



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 5746 Rev 7