## GS9064A HD-LINX® II Adaptive Cable Equalizer

### GS9064A Data Sheet

### Features

- SMPTE 259M compliant
- Automatic cable equalization
- Supports DVB-ASI at 270Mb/s
- Pb-free and RoHS compliant
- Manual bypass (useful for low data rates with slow rise/fall times)
- · Performance optimized for 270Mb/s
- Typical maximum equalized length of Belden 1694A cable: 350m at 270Mb/s
- 50 $\Omega$  differential output (with internal 50 $\Omega$  pull-ups)
- Manual output mute or programmable mute based on max cable length adjust
- Cable length indicator for SMPTE 259M inputs
- Single 3.3V power supply operation
- Operating temperature range: 0°C to +70°C

### Applications

• SMPTE 259M Coaxial Cable Serial Digital Interfaces.

### Description

The GS9064A is a second-generation high-speed BiCMOS integrated circuit designed to equalize and restore signals received over  $75\Omega$  co-axial cable.

The GS9064A is designed to support SMPTE 259M, and is optimized for performance at 270Mb/s.

The GS9064A features DC restoration to compensate for the DC content of SMPTE pathological test patterns. The device also incorporates a Cable Length Indicator (CLI) that provides an indication of the amount of cable being equalized.

A voltage programmable mute threshold (MCLADJ) is included to allow muting of the GS9064A output when an approximate selected cable length is reached for SMPTE 259M signals. This feature allows the GS9064A to distinguish between low amplitude SD-SDI signals and noise at the input of the device.


The bidirectional CD/MUTE pin indicates the presence of a valid signal at the input of the GS9064A in addition to functioning as a mute control input. The outputs of the GS9064A will be forced to a mute state when an invalid input reference signal is applied to the input of the device or the application layer sets the CD/MUTE pin HIGH. If the application layer forces CD/MUTE LOW, the serial digital output of the device will always be active.

Power consumption is typically 265mW using a 3.3V power supply.

The GS9064A is Pb-free, and the encapsulation compound does not contain halogenated flame retardant (RoHS Compliant).

GS9064A Data Sheet

GENNUM



GS9064A Functional Block Diagram

# Contents

Features	1
Applications	1
Description	1
1. Pin Out	3
1.1 GS9064A Pin Assignment	3
1.2 GS9064A Pin Descriptions	4
2. Electrical Characteristics	5
2.1 Absolute Maximum Ratings	5
2.2 DC Electrical Characteristics	5
2.3 AC Electrical Characteristics	6
2.4 Solder Reflow Profiles	7
3. Input / Output Circuits	9
4. Detailed Description	.11
4.1 Serial Digital Inputs	.11
4.2 Cable Equalization	.11
4.3 Programmable Mute Output and Cable Length Indicator	.12
4.4 Mute and Carrier Detect	.13
5. Application Information	.14
5.1 Typical Application Circuit	.14
6. Package & Ordering Information	.15
6.1 Package Dimensions	.15
6.2 Packaging Data	.15
6.3 Ordering Information	
7. Revision History	.16

# 1. Pin Out

# 1.1 GS9064A Pin Assignment




Figure 1-1: 16-Pin SOIC

# 1.2 GS9064A Pin Descriptions

Table	1-1:	GS9064A	Pin	Descriptions
-------	------	---------	-----	--------------

Pin Number	Name	Timing	Туре	Description
1	CLI	Analog	Output	Cable Length Indicator.
				An analog voltage will be output proportional to the cable length connected to the serial digital input.
2, 15	V <sub>CC</sub>	Analog	Power	Most positive power supply connection.
				Connect to +3.3V DC.
3, 6, 11, 14	$V_{EE}$	Analog	Power	Most negative power supply connection.
				Connect to GND.
4, 5	SDI, <u>SDI</u>	Analog	Input	Serial digital differential input.
7, 8	AGC+,	Analog	-	External AGC capacitor.
	AGC-			Connect pin 7 and pin 8 together through a 1uF capacitor.
9	BYPASS	Not Synchronous	Input	Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode.
10	MCLADJ	Analog	Input	Maximum cable length adjust.
				Adjusts the approximate maximum amount of cable to be equalized (from 0m to the maximum cable length). The output is muted (latched to the last state) when the maximum cable length is achieved.
12, 13	SDO, SDO	Analog	Output	Equalized serial digital differential output.
16	CD/MUTE	Not Synchronous	Bidirectional	STATUS SIGNAL OUTPUT / CONTROL SIGNAL INPUT levels are LVCMOS/LVTTL compatible.
				OUTPUT $\overline{(CD)}$ : Indicates the presence of a valid input signal. When the $\overline{CD}$ pin is LOW, a valid input signal has been detected. When this pin is HIGH, the input signal is invalid. If $\overline{CD}$ is set HIGH, the serial digital output of the device will be forced to a steady state (latched to the last state).
				NOTE: This pin will indicate loss of carrier for data rates > 19Mb/s.
				INPUT (MUTE): When the MUTE pin is set HIGH by the application interface, the serial digital output of the device will be forced to a steady state (latched to the last state). When the MUTE pin is set LOW, the serial digital output of the device will be active.
				NOTE: The $\overline{CD}$ /MUTE pin is not functional when BYPASS is set HIGH

# **2. Electrical Characteristics**

# 2.1 Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5V to +3.6 V <sub>DC</sub>
Input ESD Voltage	2kV
Storage Temperature Range	-50°C < T <sub>s</sub> < 125°C
Input Voltage Range (any input)	-0.3 to (V <sub>CC</sub> +0.3)V
Operating Temperature Range	0°C to 70°C
Reflow Temperature	260°C

## **2.2 DC Electrical Characteristics**

### **Table 2-1: DC Electrical Characteristics**

 $V_{DD}$  = 3.3V,  $T_A$  = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Supply Voltage	V <sub>CC</sub>	_	3.135	3.3	3.465	V	±5%
Power Consumption	P <sub>D</sub>	T <sub>A</sub> = 25°C	-	265	-	mW	-
Supply Current	I <sub>s</sub>	T <sub>A</sub> = 25°C	-	80	-	mA	-
Output Common Mode Voltage	V <sub>CMOUT</sub>	T <sub>A</sub> = 25°C	-	$V_{CC}$ - $\Delta V_{SDO}/2$	_	V	-
Input Common Mode Voltage	V <sub>CMIN</sub>	T <sub>A</sub> = 25°C	-	1.75	-	V	-
CLI DC Voltage (0m)	-	T <sub>A</sub> = 25°C	-	2.5	-	V	-
CLI DC Voltage (no signal)	-	T <sub>A</sub> = 25°C	-	1.9	-	V	-
MCLADJ DC Voltage (to mute signal)	-	0m, T <sub>A</sub> = 25°C	-	1.3	_	V	_
MCLADJ Range	-	T <sub>A</sub> = 25°C	-	0.4	-	V	-
CD/MUTE Output Voltage	V <sub>CD</sub> /MUTE(OH)	Carrier not present	2.4	-	_	V	-
	V <sub>CD</sub> /MUTE(OL)	Carrier present	-	-	0.4	V	_

### **Table 2-1: DC Electrical Characteristics**

 $V_{DD}$  = 3.3V,  $\ \ T_A$  = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
CD/MUTE Input Voltage Required to Force Outputs to Mute	V <del>CD</del> /MUTE	Mute	2.0	-	_	V	-
CD/MUTE Input Voltage Required to Force Outputs Active	V <sub>CD/MUTE</sub>	Activate	-	-	0.8	V	-

## **2.3 AC Electrical Characteristics**

### **Table 2-2: AC Electrical Characteristics**

 $V_{DD}$  = 3.3V,  $T_{A}$  = 0°C to 70°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial input data rate	DR <sub>SDO</sub>	_	143	_	270	Mb/s	_
Input Voltage Swing	$\Delta V_{SDI}$	$T_A = 25^{\circ}C$ , differential	720	800	950	mV <sub>p-p</sub>	1
Output Voltage Swing	$\Delta V_{SDO}$	100Ω load, T <sub>A</sub> =25°C, differential	_	750	-	mV <sub>p-p</sub>	_
Maximum Equalized Cable Length	_	270Mb/s, Belden 1694A, 350m	_	0.2	_	UI	2
	-	270Mb/s, Belden 8281, 280m	_	0.2	_	UI	2
Output Rise/Fall time	-	20% - 80%	-	80	220	ps	-
Mismatch in rise/fall time	-	-	-	_	30	ps	-
Duty cycle distortion	_	_	_	-	100	ps	-
Overshoot	_	_	_	_	10	%	-
Input Return Loss	_	_	15	_	_	dB	_
Input Resistance	_	single ended	_	1.64	-	kΩ	-
Input Capacitance	_	single ended	_	1	_	pF	-
Output Resistance	_	single ended	_	50	_	Ω	_

NOTES:

0m cable length.
Equalizer Pathological.

### **2.4 Solder Reflow Profiles**

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 2-1. The recommended standard eutectic reflow profile is shown in Figure 2-2.




Figure 2-1: Maximum Pb-free Solder Reflow Profile (Preferred)




Figure 2-2: Standard Eutectic Solder Reflow Profile (Pb-free package)




Figure 2-3: Test Circuit

# 3. Input / Output Circuits





Figure 3-1: Input Equivalent Circuit








Figure 3-3: Output Circuit

GS9064A Data Sheet

### GENNUM




Figure 3-4: CLI Output Circuit




Figure 3-5:  $\overline{\text{CD}}/\text{MUTE}$  Circuit




Figure 3-6: Bypass Circuit

# 4. Detailed Description

The GS9064A is a high speed BiCMOS IC designed to equalize serial digital signals.

The GS9064A can equalize both HD and SD serial digital signals, and will typically equalize greater than 350m at 270Mb/s.

The GS9064A/ is powered from a single +3.3V power supply and consumes approximately 265mW of power.

### **4.1 Serial Digital Inputs**

The serial data signal may be connected to the input pins (SDI/SDI) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and SDI inputs are internally biased at approximately 1.8V.

### 4.2 Cable Equalization

The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling. The digital output signals have a nominal voltage of 750mV<sub>pp</sub> differential, or  $375mV_{pp}$  single ended when terminated with  $50\Omega$  as shown in Figure 4-1.




Figure 4-1: Typical Output Voltage Levels

### 4.3 Programmable Mute Output and Cable Length Indicator

For SMPTE 259M inputs, the GS9064A incorporates a programmable threshold output mute (MCLADJ) and an analog cable length indicator (CLI).

### MCLADJ

In applications where there are multiple input channels using the GS9064A, it is advantageous to have a programmable mute output to avoid signal crosstalk.

The output of the GS9064A can be muted when the input signal decreases below a certain input level. This threshold is determined using the input voltage applied to the MCLADJ pin. The MCLADJ pin may be left unconnected for applications where output muting is not required.

This feature has been designed for use in applications such as routers where signal crosstalk and circuit noise cause the equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference does not solve this problem since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.

### CLI

The output voltage of the CLI pin is an approximation of the amount of cable present at the GS9064A input. With 0m of cable, 800mV input signal levels, and a data rate of 270Mb/s, the CLI output voltage is approximately 2.5V. As the cable length increases, the CLI voltage decreases providing an approximate correlation between the CLI voltage and cable length.

### **4.4 Mute and Carrier Detect**

In addition to the programmable mute output and cable length indicator, the GS9064A includes a multi-function  $\overline{CD}$ /MUTE bidirectional pin that provides the following functions:

### **INPUT (MUTE)**

Applying a HIGH INPUT to the  $\overline{CD}$ /MUTE pin forces the GS9064A outputs to a muted condition. The minimum voltage required to force the outputs to a muted condition is listed in the DC electrical characteristics table. In this condition the outputs will be latched to the last logic level present at the output to avoid signal crosstalk.

Applying a LOW INPUT to the  $\overline{CD}$ /MUTE pin will force the GS9064A outputs to remain active regardless of the length of input cable and the voltage applied to the MCLADJ pin. See the DC electrical characteristics table for voltage levels.


### OUTPUT (CD)

When used as an OUTPUT, the  $\overline{CD}/MUTE$  pin will indicate the presence of a valid input signal. When  $\overline{CD}/MUTE$  is LOW, a valid input signal has been detected at the input of the device. When  $\overline{CD}/MUTE$  is HIGH, the input signal is invalid. This pin will indicate loss of carrier for data rates greater than 19Mb/s.

NOTE: The CD/MUTE pin is not functional in BYPASS mode..

# **5.** Application Information

# **5.1 Typical Application Circuit**




NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted.

### Figure 5-1: GS9064A Typical Application Circuit

# 6. Package & Ordering Information

## **6.1 Package Dimensions**



Cumphiel	N	MILLIMETER			INCH		
Symbol	MIN.	NOM.	MAX.	MIN.	NOM.	MAX	
A	1.35	1.63	1.75	0.053	0.064	0.069	
A1	0.10	0.15	0.25	0.004	0.006	0.010	
A2	1.30	1.40	1.50	0.051	0.055	0.059	
b	0.33	0.41	0.51	0.013	0.016	0.020	
С	0.19		0.25	0.007		0.010	
D	9.80	9.91	10.01	0.386	0.390	0.394	
E	3.80	3.90	4.00	0.150	0.154	0.157	
е		1.27			0.50		
Н	5.80	6.00	6.20	0.228	0.236	0.244	
L	0.40	0.64	1.27	0.016	0.025	0.050	
L1		1.07			0.042		
Y			0.10			0.004	
0	0°		8°	0°		8°	

#### \* CONTROLLING DIMENSION: MM

Seating Plane	 See Detail F

# 6.2 Packaging Data

Parameter	Value
Package Type	SOIC 16L
Package Drawing Reference	JEDEC MS012
Moisture Sensitivity Level	2
Junction to Air Thermal Resistance, $\theta_{\text{j-a}}$ (at zero airflow)	94.1°C/W
Pb-free and RoHS Compliant	Yes

## **6.3 Ordering Information**

	Part Number	Package	Temperature Range
GS9064A	GS9064ACKDE3	Pb-free 16-Pin SOIC	0°C to 70°C

# 7. Revision History

Version	ECR	PCN	Date	Changes and/or Modifications
0	138614	-	December 2005	New document.



ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION



### DOCUMENT IDENTIFICATION

DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

#### **GENNUM CORPORATION**

Mailing Address: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Shipping Address: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

#### **GENNUM JAPAN CORPORATION**

Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku, Shinjuku-ku, Tokyo, 160-0023 Japan Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505

#### GENNUM UK LIMITED

25 Long Garden Walk, Farnham, Surrey, England GU9 7HX Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

GENNUM and the G logo are registered trademarks of Gennum Corporation.

© Copyright 2005 Gennum Corporation. All rights reserved. Printed in Canada.

www.gennum.com