

# SPECIFICATION

SPEC. No. C-Array-a

D A T E : 2013 Sep.

To

**Non-Controlled Copy**

CUSTOMER'S PRODUCT NAME

TDK PRODUCT NAME

MULTILAYER CERAMIC CHIP CAPACITORS  
CKC Series / Commercial Grade  
2 in 1 Array  
4 in 1 Array

Please return this specification to TDK representatives.

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

## RECEIPT CONFIRMATION

DATE:                      YEAR                      MONTH                      DAY

TDK Corporation  
Sales  
Electronic Components  
Sales & Marketing Group

TDK-EPC Corporation  
Engineering  
Ceramic Capacitors Business Group

APPROVED	Person in charge

APPROVED	CHECKED	Person in charge

## 1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan, TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

### EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.

## 2. CODE CONSTRUCTION

(Example)

Catalog Number :	<u>CKCL22</u>	<u>X5R</u>	<u>0J</u>	<u>105</u>	<u>M</u>	<u>085</u>	<u>A</u>	<u>A</u>
(Web)	<u>CKCA43</u>	<u>X7R</u>	<u>1H</u>	<u>102</u>	<u>M</u>	<u>100</u>	<u>A</u>	<u>A</u>
	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
Item Description :	<u>CKCL22</u>	<u>X5R</u>	<u>0J</u>	<u>105</u>	<u>M</u>	<u>T</u>	<u>xxxx</u>	
	<u>CKCA43</u>	<u>X7R</u>	<u>1H</u>	<u>102</u>	<u>M</u>	<u>T</u>	<u>xxxx</u>	
	(1)	(2)	(3)	(4)	(5)	(9)	(10)	

### (1) Type



Please refer to product list for the dimension of each product.

### (2) Temperature Characteristics (Details are shown in table 1 No.7 at page4 and No.8 at page 5)

### (3) Rated Voltage

Symbol	Rated Voltage
1 H	DC 50 V
1 E	DC 25 V
1 C	DC 16 V
1 A	DC 10 V
0 J	DC 6.3 V

(4) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 102 → 1,000pF

105 → 1,000,000pF

(5) Capacitance tolerance

Symbol	Tolerance	Capacitance
F	± 1 pF	10pF
K	± 10 %	Over 10pF
M	± 20 %	

(6) Thickness code (Only Catalog Number)

(7) Package code (Only Catalog Number)

(8) Special code (Only Catalog Number)

(9) Packaging (Only Item Description)

Symbol	Packaging
B	Bulk
T	Taping

(10) Internal code (Only Item Description)

### 3. RATED CAPACITANCE AND CAPACITANCE TOLERANCE

#### 3.1 Standard combination of rated capacitance and tolerances

Class	Temperature Characteristics	Capacitance tolerance	Rated capacitance
1	C H C0G	F ( $\pm 1\text{pF}$ )	10pF
		K ( $\pm 10\%$ )	E – 6 series
2	J B X5R X7R X8R	M ( $\pm 20\%$ )	E – 3 series

#### 3.2 Capacitance Step in E series

E series	Capacitance Step					
E- 3	1.0		2.2		4.7	
E- 6	1.0	1.5	2.2	3.3	4.7	6.8

### 4. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
C H J B	-25°C	85°C	20°C
X5R	-55°C	85°C	25°C
X7R C0G	-55°C	125°C	25°C
X8R	-55°C	150°C	25°C

### 5. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH

6 months Max.

### 6. INDUSTRIAL WASTE DISPOSAL



Dispose this product as industrial waste in accordance with the Industrial Waste Law.

7. PERFORMANCE

table 1

No.	Item	Performance	Test or inspection method									
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×)									
2	Insulation Resistance	10,000MΩ min. (As for the capacitors of rated voltage 16, 10, 6.3V DC, 100MΩ·μF min.,) whichever smaller.	To measure between each terminal. Apply rated voltage for 60s.									
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	<table border="1"> <thead> <tr> <th>Class</th> <th>Apply voltage</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>3 × rated voltage</td> </tr> <tr> <td>Class2</td> <td>2.5 × rated voltage</td> </tr> </tbody> </table> <p>Above DC voltage shall be applied across each terminal for 1 to 5s. Charge / discharge current shall not exceed 50mA.</p>	Class	Apply voltage	Class1	3 × rated voltage	Class2	2.5 × rated voltage			
Class	Apply voltage											
Class1	3 × rated voltage											
Class2	2.5 × rated voltage											
4	Capacitance	Within the specified tolerance.	<table border="1"> <thead> <tr> <th>Class</th> <th>Measuring frequency</th> <th>Measuring voltage</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>1MHz±10%</td> <td>0.5-5Vrms.</td> </tr> <tr> <td>Class2</td> <td>1kHz±10%</td> <td>1.0±0.2Vrms.</td> </tr> </tbody> </table> <p>To measure between each terminal.</p>	Class	Measuring frequency	Measuring voltage	Class1	1MHz±10%	0.5-5Vrms.	Class2	1kHz±10%	1.0±0.2Vrms.
Class	Measuring frequency	Measuring voltage										
Class1	1MHz±10%	0.5-5Vrms.										
Class2	1kHz±10%	1.0±0.2Vrms.										
5	Q (Class1)	<table border="1"> <thead> <tr> <th colspan="2">Specification</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>Q ≥ 1,000</td> </tr> <tr> <td>Under 30pF</td> <td>Q ≥ 400+20·C</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>	Specification		30pF and over	Q ≥ 1,000	Under 30pF	Q ≥ 400+20·C	See No.4 in this table for measuring condition.			
Specification												
30pF and over	Q ≥ 1,000											
Under 30pF	Q ≥ 400+20·C											
6	Dissipation Factor (Class2)	<table border="1"> <thead> <tr> <th>T.C.</th> <th>D.F.</th> </tr> </thead> <tbody> <tr> <td>J B X5R X7R X8R</td> <td>0.025 max. 0.03 max. 0.05 max.</td> </tr> </tbody> </table>	T.C.	D.F.	J B X5R X7R X8R	0.025 max. 0.03 max. 0.05 max.	See No.4 in this table for measuring condition.					
T.C.	D.F.											
J B X5R X7R X8R	0.025 max. 0.03 max. 0.05 max.											
7	Temperature Characteristics of Capacitance (Class1)	<table border="1"> <thead> <tr> <th>T.C.</th> <th>Temperature Coefficient</th> </tr> </thead> <tbody> <tr> <td>C H</td> <td>0 ± 60 (ppm/°C)</td> </tr> <tr> <td>C0G</td> <td>0 ± 30 (ppm/°C)</td> </tr> </tbody> </table> <p>Capacitance drift within ± 0.2% or ±0.05pF, whichever larger.</p>	T.C.	Temperature Coefficient	C H	0 ± 60 (ppm/°C)	C0G	0 ± 30 (ppm/°C)	Temperature coefficient shall be calculated based on values at 25°C and 85°C temperature. Measuring temperature below 20°C shall be -10°C and -25°C.			
T.C.	Temperature Coefficient											
C H	0 ± 60 (ppm/°C)											
C0G	0 ± 30 (ppm/°C)											

(continued)

No.	Item	Performance	Test or inspection method										
8	Temperature Characteristics of Capacitance (Class2)	<p style="text-align: center;">Capacitance Change (%)</p> <hr/> <p style="text-align: center;">No voltage applied</p> <hr/> <p style="text-align: center;">J B : ± 10 X5R : ± 15 X7R : ± 15 X8R : ± 15</p> <hr/>	<p>Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each step.</p> <p>ΔC be calculated ref. STEP3 reading</p> <table border="1" data-bbox="959 450 1417 790"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Reference temp. ± 2</td> </tr> <tr> <td>2</td> <td>Min. operating temp. ± 3</td> </tr> <tr> <td>3</td> <td>Reference temp. ± 2</td> </tr> <tr> <td>4</td> <td>Max. operating temp. ± 2</td> </tr> </tbody> </table>	Step	Temperature(°C)	1	Reference temp. ± 2	2	Min. operating temp. ± 3	3	Reference temp. ± 2	4	Max. operating temp. ± 2
Step	Temperature(°C)												
1	Reference temp. ± 2												
2	Min. operating temp. ± 3												
3	Reference temp. ± 2												
4	Max. operating temp. ± 2												
9	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	<p>Reflow solder the capacitors on a P.C.Board shown in Appendix1 to 3 and apply a pushing force of 5N with 10±1s.</p> 										
10	Solderability	<p>New solder to cover over 75% of termination.</p> <p>25% may have pin holes or rough spots but not concentrated in one spot.</p> <p>Ceramic surface of A sections shall not be exposed due to melting or shifting of termination material.</p>  <p style="text-align: center;">■ A section</p>	<p>Completely soak both terminations in solder at 235±5°C for 2±0.5s.</p> <p>Solder : H63A (JIS Z 3282)</p> <p>Flux: Isopropyl alcohol (JIS K 8839) Rosin (JIS K 5902) 25% solid solution.</p>										

(continued)

No.	Item	Performance	Test or inspection method															
11	Vibration	External appearance	No mechanical damage.															
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C H C0G</td> <td><math>\pm 2.5\%</math> or <math>\pm 0.25\text{pF}</math>, whichever larger.</td> </tr> <tr> <td>Class2</td> <td>J B X5R X7R X8R</td> <td><math>\pm 7.5\%</math></td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class1	C H C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ , whichever larger.	Class2	J B X5R X7R X8R	$\pm 7.5\%$						
			Characteristics		Change from the value before test													
		Class1	C H C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ , whichever larger.														
Class2	J B X5R X7R X8R	$\pm 7.5\%$																
Q (Class1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td><math>400+20\times C</math> min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	1,000 min.	Under 30pF	$400+20\times C$ min.											
Rated Capacitance	Q																	
30pF and over	1,000 min.																	
Under 30pF	$400+20\times C$ min.																	
D.F. (Class2)	Meet the initial spec.																	
			<p>Reflow solder the capacitors on a P.C.Board shown in Appendix 1 to 3 before testing.</p> <p>Vibrate the capacitors with amplitude of 1.5mm P-P changing the frequencies from 10Hz to 55Hz and back to 10Hz in about 1min.</p> <p>Repeat this for 2h each in 3 perpendicular directions.</p>															
12	Temperature cycle	External appearance	No mechanical damage.															
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C H C0G</td> <td><math>\pm 2.5\%</math> or <math>\pm 0.25\text{pF}</math>, whichever larger.</td> </tr> <tr> <td>Class2</td> <td>J B X5R X7R X8R</td> <td><math>\pm 7.5\%</math></td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class1	C H C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ , whichever larger.	Class2	J B X5R X7R X8R	$\pm 7.5\%$						
			Characteristics		Change from the value before test													
		Class1	C H C0G	$\pm 2.5\%$ or $\pm 0.25\text{pF}$ , whichever larger.														
		Class2	J B X5R X7R X8R	$\pm 7.5\%$														
		Q (Class1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>1,000 min.</td> </tr> <tr> <td>Under 30pF</td> <td><math>400+20\times C</math> min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	1,000 min.	Under 30pF	$400+20\times C$ min.									
		Rated Capacitance	Q															
30pF and over	1,000 min.																	
Under 30pF	$400+20\times C$ min.																	
D.F. (Class2)	Meet the initial spec.																	
Insulation Resistance	Meet the initial spec.																	
Voltage proof	No insulation breakdown or other damage.																	
			<p>Reflow solder the capacitors on a P.C.Board shown in Appendix 1 to 3 before testing.</p> <p>Expose the capacitors in the condition step1 through step 4 and repeat 5 times consecutively.</p> <p>Leave the capacitors in ambient condition for 6 to 24h (Class 1) or <math>24 \pm 2</math>h (Class 2) before measurement.</p> <table border="1"> <thead> <tr> <th>Step</th> <th>Temperature(°C)</th> <th>Time (min.)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Min. operating temp. per para.4. <math>\pm 3</math></td> <td><math>30 \pm 3</math></td> </tr> <tr> <td>2</td> <td>Reference temp. per para.4.</td> <td>2 - 5</td> </tr> <tr> <td>3</td> <td>Max. operating temp. per para.4. <math>\pm 2</math></td> <td><math>30 \pm 2</math></td> </tr> <tr> <td>4</td> <td>Reference temp. per para.4.</td> <td>2 - 5</td> </tr> </tbody> </table>	Step	Temperature(°C)	Time (min.)	1	Min. operating temp. per para.4. $\pm 3$	$30 \pm 3$	2	Reference temp. per para.4.	2 - 5	3	Max. operating temp. per para.4. $\pm 2$	$30 \pm 2$	4	Reference temp. per para.4.	2 - 5
Step	Temperature(°C)	Time (min.)																
1	Min. operating temp. per para.4. $\pm 3$	$30 \pm 3$																
2	Reference temp. per para.4.	2 - 5																
3	Max. operating temp. per para.4. $\pm 2$	$30 \pm 2$																
4	Reference temp. per para.4.	2 - 5																

(continued)

No.	Item		Performance	Test or inspection method		
13	Moisture Resistance (Steady State)	External appearance	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 to 3 before testing.  Leave at temperature $40 \pm 2^{\circ}\text{C}$ , 90 to 95%RH for 500 +24,0h.  Leave the capacitors in ambient condition for 6 to 24h (Class1) or $24 \pm 2$ h (Class2) before measurement.		
		Capacitance	Characteristics		Change from the value before test	
			Class1		C H C0G	$\pm 5\%$ or $\pm 0.5\text{pF}$ , whichever larger.
		Q (Class1)	Rated Capacitance		Q	
			30pF and over		350 min.	
D. F. (Class2)	10pF and over to under 30pF	$275+5/2 \times C$ min.				
	Under 10pF	$200+10 \times C$ min.				
C : Rated capacitance (pF)						
Insulation Resistance	200% of initial spec. max.					
	1,000M $\Omega$ min. (As for the capacitors of rated voltage 16, 10, 6.3V DC, 10M $\Omega \cdot \mu\text{F}$ min.,)					
14	Moisture Resistance	External appearance	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 to 3 before testing.  Apply the rated voltage at temperature $40 \pm 2^{\circ}\text{C}$ and 90 to 95%RH for 500 +24,0h.  Charge/discharge current shall not exceed 50mA.  Leave the capacitors in ambient condition for 6 to 24h (Class1) or $24 \pm 2$ h (Class2) before measurement.  Voltage conditioning (only for class 2) Voltage treat the capacitors under testing temperature and voltage for 1 hour.  Leave the capacitors in ambient condition for $24 \pm 2$ h before measurement.  Use this measurement for initial value.		
		Capacitance	Characteristics		Change from the value before test	
			Class1		C H C0G	$\pm 7.5\%$ or $\pm 0.75\text{pF}$ , whichever larger.
		Q (Class1)	Rated Capacitance		Q	
			30pF and over		200 min.	
D. F. (Class2)	Under 30pF	$100+10/3 \times C$ min.				
	C : Rated capacitance (pF)					
Insulation Resistance	200% of initial spec. max.					
	500M $\Omega$ or min. (As for the capacitors of rated voltage 16, 10, 6.3V DC, 5M $\Omega \cdot \mu\text{F}$ min.,)					




(continued)


No.	Item	Performance	Test or inspection method														
15	Life	External appearance	No mechanical damage.														
		Capacitance	<table border="1"> <thead> <tr> <th colspan="2">Characteristics</th> <th>Change from the value before test</th> </tr> </thead> <tbody> <tr> <td>Class1</td> <td>C H C0G</td> <td>±3% or ±0.3pF, whichever larger.</td> </tr> <tr> <td>Class2</td> <td>J B X5R X7R X8R</td> <td>± 12.5 % ± 15 %</td> </tr> </tbody> </table>	Characteristics		Change from the value before test	Class1	C H C0G	±3% or ±0.3pF, whichever larger.	Class2	J B X5R X7R X8R	± 12.5 % ± 15 %	<p>Reflow solder the capacitors on a P.C.Board shown in Appendix 1 to 3 before testing.</p> <p>Below the voltage shall be applied at maximum operating temperature ± 2°C for 1,000 +48, 0h.</p> <table border="1"> <tr><td>Applied voltage</td></tr> <tr><td>Rated voltage × 2</td></tr> <tr><td>Rated voltage × 1.5</td></tr> <tr><td>Rated voltage × 1</td></tr> </table> <p>For information which product has which applied voltage, please contact with our sales representative.</p> <p>Charge/discharge current shall not exceed 50mA.</p> <p>Leave the capacitors in ambient condition for 6 to 24h (Class1) or 24±2h (Class2) before measurement.</p> <p>Voltage conditioning (only for class 2) Voltage treat the capacitors under testing temperature and voltage for 1 hour.</p> <p>Leave the capacitors in ambient condition for 24±2h before measurement.</p> <p>Use this measurement for initial value.</p>	Applied voltage	Rated voltage × 2	Rated voltage × 1.5	Rated voltage × 1
			Characteristics		Change from the value before test												
		Class1	C H C0G	±3% or ±0.3pF, whichever larger.													
		Class2	J B X5R X7R X8R	± 12.5 % ± 15 %													
Applied voltage																	
Rated voltage × 2																	
Rated voltage × 1.5																	
Rated voltage × 1																	
Q (Class1)	<table border="1"> <thead> <tr> <th>Rated Capacitance</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>30pF and over</td> <td>350 min.</td> </tr> <tr> <td>10pF and over to under 30pF</td> <td>275+5/2×C min.</td> </tr> <tr> <td>Under 10pF</td> <td>200+10×C min.</td> </tr> </tbody> </table> <p>C : Rated capacitance (pF)</p>	Rated Capacitance	Q	30pF and over	350 min.	10pF and over to under 30pF	275+5/2×C min.	Under 10pF	200+10×C min.								
Rated Capacitance	Q																
30pF and over	350 min.																
10pF and over to under 30pF	275+5/2×C min.																
Under 10pF	200+10×C min.																
D. F. (Class2)	200% of initial spec. max.																
Insulation Resistance	1,000MΩ or min. (As for the capacitors of rated voltage 16, 10, 6.3V DC, 10MΩ·μF min.,)																

\*As for the initial measurement of capacitors (Class2) on number 8,11,12 and 13, leave capacitors at 150 -10,0°C for 1 hour and measure the value after leaving capacitors for 24 ± 2h in ambient condition.


## Appendix 1 CKCM25, CKCL22



## Appendix 2 CKCL44



## Appendix 3 CKCA43




Material : Glass Epoxy ( As per JIS C6484 GE4 )

P.C. Board thickness : 1.6mm

- Copper ( thickness 0.035mm )
- Solder resist


TDK (EIA style)	Dimensions (mm)			
	a	b	c	p
CKCM25	0.5	0.5	0.36	0.64
CKCL22	0.6	0.6	0.45	1.0
CKCL44	0.6	0.7	0.2	0.5
CKCA43	1.0	0.7	0.3	0.8

## 8. INSIDE STRUCTURE AND MATERIAL



















No.	NAME	MATERIAL	
		Class1	Class2
1	Dielectric	CaZrO <sub>3</sub>	BaTiO <sub>3</sub>
2	Electrode	Nickel (Ni)	
3	Termination	Copper (Cu)	
4		Nickel (Ni)	
5		Tin (Sn)	



















## 9. EQUIVALENT CIRCUIT


















## 10. Caution

No.	Process	Condition														
1	Operating Condition (Storage, Transportation)	<p>1-1. Storage</p> <ol style="list-style-type: none"> <li>1) The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.</li> <li>2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.</li> <li>3) Avoid storing in sun light and falling of dew.</li> <li>4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.</li> <li>5) Capacitors should be tested for the solderability when they are stored for long time.</li> </ol> <p>1-2. Handling in transportation</p> <p>In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)</p>														
2	Circuit design ⚠ Caution	<p>2-1. Operating temperature</p> <p>Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature.</p> <ol style="list-style-type: none"> <li>1) Do not use capacitors above the maximum allowable operating temperature.</li> <li>2) Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C)</li> <li>3) The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration.</li> </ol> <p>2-2. Operating voltage</p> <ol style="list-style-type: none"> <li>1) Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, <math>V_{0-P}</math> must be below the rated voltage. _____ (1) and (2) AC or pulse with overshooting, <math>V_{P-P}</math> must be below the rated voltage. _____ (3), (4) and (5) When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.</li> </ol> <table border="1" data-bbox="472 1451 1445 1727"> <thead> <tr> <th data-bbox="472 1451 660 1496">Voltage</th> <th data-bbox="660 1451 922 1496">(1) DC voltage</th> <th data-bbox="922 1451 1184 1496">(2) DC+AC voltage</th> <th data-bbox="1184 1451 1445 1496">(3) AC voltage</th> </tr> </thead> <tbody> <tr> <td data-bbox="472 1496 660 1727">Positional Measurement (Rated voltage)</td> <td data-bbox="660 1496 922 1727">  </td> <td data-bbox="922 1496 1184 1727">  </td> <td data-bbox="1184 1496 1445 1727">  </td> </tr> </tbody> </table> <table border="1" data-bbox="472 1753 1184 2020"> <thead> <tr> <th data-bbox="472 1753 660 1798">Voltage</th> <th data-bbox="660 1753 922 1798">(4) Pulse voltage (A)</th> <th data-bbox="922 1753 1184 1798">(5) Pulse voltage (B)</th> </tr> </thead> <tbody> <tr> <td data-bbox="472 1798 660 2020">Positional Measurement (Rated voltage)</td> <td data-bbox="660 1798 922 2020">  </td> <td data-bbox="922 1798 1184 2020">  </td> </tr> </tbody> </table>	Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage	Positional Measurement (Rated voltage)				Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)	Positional Measurement (Rated voltage)		
Voltage	(1) DC voltage	(2) DC+AC voltage	(3) AC voltage													
Positional Measurement (Rated voltage)																
Voltage	(4) Pulse voltage (A)	(5) Pulse voltage (B)														
Positional Measurement (Rated voltage)																




No.	Process	Condition																									
2	Circuit design ⚠ Caution	2) Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitors may be reduced. 3) The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration.  2-3. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound.																									
3[	Designing P.C.board	<p>The amount of solder at the terminations has a direct effect on the reliability of the capacitors.</p> <ol style="list-style-type: none"> <li>1) The greater the amount of solder, the higher the stress on the chip capacitors, and the more likely that it will break. When designing a P.C.board, determine the shape and size of the solder lands to have proper amount of solder on the terminations.</li> <li>2) Avoid using common solder land for multiple terminations and provide individual solder land for each terminations.</li> <li>3) Size and recommended land dimensions.</li> </ol>  <p style="text-align: right;">(mm)</p> <table border="1" data-bbox="526 1198 1476 1467"> <thead> <tr> <th>Type Symbol</th> <th>CKCM25</th> <th>CKCL22</th> <th>CKCL44</th> <th>CKCA43</th> </tr> </thead> <tbody> <tr> <td>P</td> <td>0.64</td> <td>1.0</td> <td>0.5</td> <td>0.8</td> </tr> <tr> <td>A</td> <td>0.3</td> <td>0.4</td> <td>0.55</td> <td>0.6 - 0.7</td> </tr> <tr> <td>B</td> <td>0.45</td> <td>0.6</td> <td>0.6</td> <td>0.8 - 1.0</td> </tr> <tr> <td>C</td> <td>0.3</td> <td>0.5</td> <td>0.25</td> <td>0.4</td> </tr> </tbody> </table>	Type Symbol	CKCM25	CKCL22	CKCL44	CKCA43	P	0.64	1.0	0.5	0.8	A	0.3	0.4	0.55	0.6 - 0.7	B	0.45	0.6	0.6	0.8 - 1.0	C	0.3	0.5	0.25	0.4
Type Symbol	CKCM25	CKCL22	CKCL44	CKCA43																							
P	0.64	1.0	0.5	0.8																							
A	0.3	0.4	0.55	0.6 - 0.7																							
B	0.45	0.6	0.6	0.8 - 1.0																							
C	0.3	0.5	0.25	0.4																							

No.	Process	Condition												
3	Designing P.C.board	<p data-bbox="437 188 1098 219">4) Recommended chip capacitors layout is as following.</p> <table border="1" data-bbox="472 255 1426 1675"> <thead> <tr> <th data-bbox="472 255 660 331"></th> <th data-bbox="660 255 1043 331">Disadvantage against bending stress</th> <th data-bbox="1043 255 1426 331">Advantage against bending stress</th> </tr> </thead> <tbody> <tr> <td data-bbox="472 331 660 748">Mounting face</td> <td data-bbox="660 331 1043 748"> <p data-bbox="746 398 954 430">Perforation or slit</p>  <p data-bbox="699 663 944 730">Break P.C.board with mounted side up.</p> </td> <td data-bbox="1043 331 1426 748"> <p data-bbox="1136 398 1343 430">Perforation or slit</p>  <p data-bbox="1088 663 1337 730">Break P.C.board with mounted side down.</p> </td> </tr> <tr> <td data-bbox="472 748 660 1196">Chip arrangement (Direction)</td> <td data-bbox="660 748 1043 1196"> <p data-bbox="746 869 954 900">Perforation or slit</p>  </td> <td data-bbox="1043 748 1426 1196"> <p data-bbox="1136 869 1343 900">Perforation or slit</p>  </td> </tr> <tr> <td data-bbox="472 1196 660 1675">Distance from slit</td> <td data-bbox="660 1196 1043 1675"> <p data-bbox="673 1205 1008 1236">Closer to slit is higher stress</p>  <p data-bbox="880 1576 1008 1608"><math>(l_1 &lt; l_2)</math></p> </td> <td data-bbox="1043 1196 1426 1675"> <p data-bbox="1056 1205 1391 1236">Away from slit is less stress</p>  <p data-bbox="1264 1576 1391 1608"><math>(l_1 &lt; l_2)</math></p> </td> </tr> </tbody> </table>		Disadvantage against bending stress	Advantage against bending stress	Mounting face	<p data-bbox="746 398 954 430">Perforation or slit</p>  <p data-bbox="699 663 944 730">Break P.C.board with mounted side up.</p>	<p data-bbox="1136 398 1343 430">Perforation or slit</p>  <p data-bbox="1088 663 1337 730">Break P.C.board with mounted side down.</p>	Chip arrangement (Direction)	<p data-bbox="746 869 954 900">Perforation or slit</p> 	<p data-bbox="1136 869 1343 900">Perforation or slit</p> 	Distance from slit	<p data-bbox="673 1205 1008 1236">Closer to slit is higher stress</p>  <p data-bbox="880 1576 1008 1608"><math>(l_1 &lt; l_2)</math></p>	<p data-bbox="1056 1205 1391 1236">Away from slit is less stress</p>  <p data-bbox="1264 1576 1391 1608"><math>(l_1 &lt; l_2)</math></p>
	Disadvantage against bending stress	Advantage against bending stress												
Mounting face	<p data-bbox="746 398 954 430">Perforation or slit</p>  <p data-bbox="699 663 944 730">Break P.C.board with mounted side up.</p>	<p data-bbox="1136 398 1343 430">Perforation or slit</p>  <p data-bbox="1088 663 1337 730">Break P.C.board with mounted side down.</p>												
Chip arrangement (Direction)	<p data-bbox="746 869 954 900">Perforation or slit</p> 	<p data-bbox="1136 869 1343 900">Perforation or slit</p> 												
Distance from slit	<p data-bbox="673 1205 1008 1236">Closer to slit is higher stress</p>  <p data-bbox="880 1576 1008 1608"><math>(l_1 &lt; l_2)</math></p>	<p data-bbox="1056 1205 1391 1236">Away from slit is less stress</p>  <p data-bbox="1264 1576 1391 1608"><math>(l_1 &lt; l_2)</math></p>												











No.	Process	Condition									
3	Designing P.C.board	<p>5) Mechanical stress varies according to location of chip capacitors on the P.C.board.</p>  <p>The stress in capacitors is in the following order.  <math>A &gt; B = C &gt; D &gt; E</math></p>									
4	Mounting	<p>4-1. Stress from mounting head</p> <p>If the mounting head is adjusted too low, it may induce excessive stress in the chip capacitors to result in cracking. Please take following precautions.</p> <ol style="list-style-type: none"> <li>1) Adjust the bottom dead center of the mounting head to reach on the P.C.board surface and not press it.</li> <li>2) Adjust the mounting head pressure to be 1 to 3N of static weight.</li> <li>3) To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C.board.</li> </ol> <p>See following examples.</p> <table border="1" data-bbox="422 1265 1428 1825"> <thead> <tr> <th></th> <th>Not recommended</th> <th>Recommended</th> </tr> </thead> <tbody> <tr> <td>Single sided mounting</td> <td></td> <td></td> </tr> <tr> <td>Double-sides mounting</td> <td></td> <td></td> </tr> </tbody> </table> <p>When the centering jaw is worn out, it may give mechanical impact on the capacitors to cause crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.</p>		Not recommended	Recommended	Single sided mounting			Double-sides mounting		
	Not recommended	Recommended									
Single sided mounting											
Double-sides mounting											


No.	Process	Condition														
5	Soldering	<p>5-1. Flux selection</p> <p>Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, it is recommended following.</p> <ol style="list-style-type: none"> <li>1) It is recommended to use a mildly activated rosin flux (less than 0.1wt% chlorine). Strong flux is not recommended.</li> <li>2) Excessive flux must be avoided. Please provide proper amount of flux.</li> <li>3) When water-soluble flux is used, enough washing is necessary.</li> </ol> <p>5-2. Recommended soldering profile by various methods</p> <div style="text-align: center;"> <p><b>Reflow soldering</b></p>  <p>The graph for reflow soldering shows a temperature profile starting at 0°C. It rises through a preheating phase (shaded area) for over 60 seconds, reaching a peak temperature. The peak temperature is maintained during the soldering phase. After soldering, the temperature naturally cools down. The temperature difference is labeled as ΔT. The peak temperature is labeled as Peak Temp. The duration of the peak temperature is labeled as Peak Temp time.</p> </div> <div style="text-align: center;"> <p><b>Manual soldering (Solder iron)</b></p>  <p>The graph for manual soldering shows a temperature profile starting at 0°C. It rises through a preheating phase to 300°C. The temperature is maintained at 300°C during the soldering phase. After soldering, the temperature cools down. The temperature difference is labeled as ΔT. The duration of the peak temperature is labeled as 3sec. (As short as possible).</p> </div> <p>5-3. Recommended soldering peak temp and peak temp duration</p> <table border="1" data-bbox="513 1525 1145 1760"> <thead> <tr> <th rowspan="2" style="text-align: center;">Temp./Duration</th> <th colspan="2" style="text-align: center;">Reflow soldering</th> </tr> <tr> <th style="text-align: center;">Peak temp(°C)</th> <th style="text-align: center;">Duration(sec.)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Solder</td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">Sn-Pb Solder</td> <td style="text-align: center;">230 max.</td> <td style="text-align: center;">20 max.</td> </tr> <tr> <td style="text-align: center;">Lead Free Solder</td> <td style="text-align: center;">260 max.</td> <td style="text-align: center;">10 max.</td> </tr> </tbody> </table> <p>Recommended solder compositions</p> <p>Sn-37Pb (Sn-Pb solder)</p> <p>Sn-3.0Ag-0.5Cu (Lead Free Solder)</p>	Temp./Duration	Reflow soldering		Peak temp(°C)	Duration(sec.)	Solder			Sn-Pb Solder	230 max.	20 max.	Lead Free Solder	260 max.	10 max.
Temp./Duration	Reflow soldering															
	Peak temp(°C)	Duration(sec.)														
Solder																
Sn-Pb Solder	230 max.	20 max.														
Lead Free Solder	260 max.	10 max.														



No.	Process	Condition																			
5	Soldering	<p>5-4. Avoiding thermal shock</p> <p>1) Preheating condition</p> <table border="1" data-bbox="552 264 1358 479"> <thead> <tr> <th data-bbox="552 264 780 360" rowspan="2">Soldering</th> <th colspan="2" data-bbox="780 264 1358 304">Temp. (°C)</th> </tr> <tr> <th data-bbox="780 304 1150 360">CKCM25, CKCL22, CKCL44</th> <th data-bbox="1150 304 1358 360">CKCA43</th> </tr> </thead> <tbody> <tr> <td data-bbox="552 360 780 421">Reflow soldering</td> <td data-bbox="780 360 1150 421"><math>\Delta T \leq 150</math></td> <td data-bbox="1150 360 1358 421"><math>\Delta T \leq 130</math></td> </tr> <tr> <td data-bbox="552 421 780 479">Manual soldering</td> <td data-bbox="780 421 1150 479"><math>\Delta T \leq 150</math></td> <td data-bbox="1150 421 1358 479"><math>\Delta T \leq 130</math></td> </tr> </tbody> </table> <p>2) Cooling condition</p> <p>Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (<math>\Delta T</math>) must be less than 100°C.</p> <p>5-5. Amount of solder</p> <p>Excessive solder will induce higher tensile force in chip capacitors when temperature changes and it may result in chip cracking. In sufficient solder may detach the capacitors from the P.C.board.</p> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div data-bbox="507 909 632 976" style="width: 30%;">Excessive solder</div> <div data-bbox="703 887 1114 987" style="width: 35%; text-align: center;">  </div> <div data-bbox="1134 891 1422 987" style="width: 30%;">Higher tensile force in chip capacitors to cause crack</div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: center;"> <div data-bbox="507 1077 624 1111" style="width: 30%;">Adequate</div> <div data-bbox="703 1025 1222 1144" style="width: 35%; text-align: center;">  </div> </div> <hr/> <div style="display: flex; justify-content: space-between; align-items: flex-start;"> <div data-bbox="507 1211 639 1279" style="width: 30%;">Insufficient solder</div> <div data-bbox="703 1200 1114 1301" style="width: 35%; text-align: center;">  </div> <div data-bbox="1134 1189 1422 1301" style="width: 30%;">Low robustness may cause contact failure or chip capacitors come off the P.C.board.</div> </div> <hr/> <p>5-6. Solder repair by solder iron</p> <p>1) Selection of the soldering iron tip</p> <p>Tip temperature of solder iron varies by its type, P.C.board material and solder land size. The higher the tip temperature, the quicker the operation. However, heat shock may cause a crack in the chip capacitors. Please make sure the tip temp. before soldering and keep the peak temp and time in accordance with following recommended condition. (Please preheat the chip capacitors with the condition in 5-4 to avoid the thermal shock.)</p> <p>Recommended solder iron condition (Sn-Pb Solder and Lead Free Solder)</p> <table border="1" data-bbox="552 1738 1390 1843"> <thead> <tr> <th data-bbox="552 1738 762 1794">Temp. (°C)</th> <th data-bbox="762 1738 971 1794">Duration (sec.)</th> <th data-bbox="971 1738 1181 1794">Wattage (W)</th> <th data-bbox="1181 1738 1390 1794">Shape (mm)</th> </tr> </thead> <tbody> <tr> <td data-bbox="552 1794 762 1843">300 max.</td> <td data-bbox="762 1794 971 1843">3 max.</td> <td data-bbox="971 1794 1181 1843">20 max.</td> <td data-bbox="1181 1794 1390 1843">Ø 3.0 max.</td> </tr> </tbody> </table> <p>2) Direct contact of the soldering iron with ceramic dielectric of chip capacitors may cause crack. Do not touch the ceramic dielectric and the terminations by solder iron.</p>	Soldering	Temp. (°C)		CKCM25, CKCL22, CKCL44	CKCA43	Reflow soldering	$\Delta T \leq 150$	$\Delta T \leq 130$	Manual soldering	$\Delta T \leq 150$	$\Delta T \leq 130$	Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)	300 max.	3 max.	20 max.	Ø 3.0 max.
Soldering	Temp. (°C)																				
	CKCM25, CKCL22, CKCL44	CKCA43																			
Reflow soldering	$\Delta T \leq 150$	$\Delta T \leq 130$																			
Manual soldering	$\Delta T \leq 150$	$\Delta T \leq 130$																			
Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)																		
300 max.	3 max.	20 max.	Ø 3.0 max.																		

No.	Process	Condition
5	Soldering	<p>5-7. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder.</p> <p>5-8. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the tombstone phenomenon)</p>
6	Cleaning	<p>1) If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance.</p> <p>2) If cleaning condition is not suitable, it may damage the chip capacitors.</p> <p>2)-1. Insufficient washing</p> <p>(1) Terminal electrodes may corrode by Halogen in the flux.</p> <p>(2) Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.</p> <p>(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).</p> <p>2)-2. Excessive washing</p> <p>When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.</p> <p style="text-align: center;">Power: 20 W/l max. Frequency: 40 kHz max. Washing time: 5 minutes max.</p> <p>2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.</p>
7	Coating and molding of the P.C.board	<p>1) When the P.C.board is coated, please verify the quality influence on the product.</p> <p>2) Please verify carefully that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitors.</p> <p>3) Please verify the curing temperature.</p>

No.	Process	Condition						
8	Handling after chip mounted ⚠ Caution	<p>1) Please pay attention not to bend or distort the P.C.board after soldering in handling otherwise the chip capacitors may crack.</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> <p>Bend</p>  </div> <div style="text-align: center;"> <p>Twist</p>  </div> </div> <p>2) When functional check of the P.C.board is performed, check pin pressure tends to be adjusted higher for fear of loose contact. But if the pressure is excessive and bend the P.C.board, it may crack the chip capacitors or peel the terminations off. Please adjust the check pins not to bend the P.C.board.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th data-bbox="464 846 603 902">Item</th> <th data-bbox="603 846 1023 902">Not recommended</th> <th data-bbox="1023 846 1422 902">Recommended</th> </tr> </thead> <tbody> <tr> <td data-bbox="464 902 603 1205" style="text-align: center; vertical-align: middle;">Board bending</td> <td data-bbox="603 902 1023 1205" style="text-align: center;">  <p style="text-align: center;">Termination peeling</p> <p style="text-align: center;">Check pin</p> </td> <td data-bbox="1023 902 1422 1205" style="text-align: center;">  <p style="text-align: center;">Support pin</p> <p style="text-align: center;">Check pin</p> </td> </tr> </tbody> </table>	Item	Not recommended	Recommended	Board bending	 <p style="text-align: center;">Termination peeling</p> <p style="text-align: center;">Check pin</p>	 <p style="text-align: center;">Support pin</p> <p style="text-align: center;">Check pin</p>
Item	Not recommended	Recommended						
Board bending	 <p style="text-align: center;">Termination peeling</p> <p style="text-align: center;">Check pin</p>	 <p style="text-align: center;">Support pin</p> <p style="text-align: center;">Check pin</p>						
9	Handling of loose chip capacitors	<p>1) If dropped the chip capacitors may crack. Once dropped do not use it. Especially, the large case sized chip capacitors are tendency to have cracks easily, so please handle with care.</p> <div style="text-align: center;">  <p style="text-align: center;">Crack</p> <p style="text-align: center;">Floor</p> </div> <p>2) Piling the P.C.board after mounting for storage or handling, the corner of the P.C.board may hit the chip capacitors of another board to cause crack.</p> <div style="text-align: center;">  <p style="text-align: center;">Crack</p> <p style="text-align: center;">P.C.board</p> </div>						

No.	Process	Condition
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	<p>As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate ( Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule)</p> <p>The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.</p>
12	<p>Others</p> <p> Caution</p>	<p>The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.</p> <p>The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.</p> <p>(1) Aerospace/Aviation equipment  (2) Transportation equipment (cars, electric trains, ships, etc.)  (3) Medical equipment  (4) Power-generation control equipment  (5) Atomic energy-related equipment  (6) Seabed equipment  (7) Transportation control equipment  (8) Public information-processing equipment  (9) Military equipment  (10) Electric heating apparatus, burning equipment  (11) Disaster prevention/crime prevention equipment  (12) Safety equipment  (13) Other applications that are not considered general-purpose applications</p> <p>When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.</p>

## 11. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

- 1) Inspection No.
- 2) TDK P/N
- 3) Customer's P/N
- 4) Quantity

\*Composition of Inspection No.

Example       M     2     A   -   00   -   000    
                  (a) (b) (c)        (d)        (e)

- a) Line code
- b) Last digit of the year
- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.
- e) Serial No. of the day

## 12. Bulk packaging quantity

Total number of components in a plastic bag for bulk packaging: 1,000pcs.

# 13. TAPE PACKAGING SPECIFICATION


## 1. CONSTRUCTION AND DIMENSION OF TAPING

### 1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 4.

Dimensions of plastic tape shall be according to Appendix 5.

### 1-2. Bulk part and leader of taping




### 1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 6.

Dimensions of Ø330 reel shall be according to Appendix 7.

### 1-4. Structure of taping




## 2. CHIP QUANTITY

Type	Taping Material	Chip quantity (pcs.)	
		φ178mm reel	φ330mm reel
CKCM25	Paper	4,000	10,000
CKCL22	Plastic		
CKCL44	Paper		
CKCA43	Plastic	2,000	

### 3. PERFORMANCE SPECIFICATIONS


- 3-1. Fixing peeling strength (top tape)  
0.05-0.7N. (See the following figure.)



- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape  
not shall cover the sprocket holes.

# Appendix 4

## Paper Tape



(Unit : mm)

Symbol Type	A	B	C	D	E	F
CKCM25	( 1.30 )	( 1.70 )	$8.00 \pm 0.30$	$3.50 \pm 0.05$	$1.75 \pm 0.10$	$4.00 \pm 0.10$
CKCL44	( 1.50 )	( 2.30 )	$8.00 \pm 0.30$	$3.50 \pm 0.05$	$1.75 \pm 0.10$	$4.00 \pm 0.10$


Symbol Type	G	H	J	T
CKCM25	$2.00 \pm 0.05$	$4.00 \pm 0.10$	$\varnothing 1.5 \begin{smallmatrix} +0.10 \\ 0 \end{smallmatrix}$	1.10 max.
CKCL44	$2.00 \pm 0.05$	$4.00 \pm 0.10$	$\varnothing 1.5 \begin{smallmatrix} +0.10 \\ 0 \end{smallmatrix}$	1.10 max.

\* The values in the parentheses ( ) are for reference.



# Appendix 5

## Plastic Tape




(Unit : mm)

Symbol Type	A	B	C	D	E	F
CKCL22	( 1.50 )	( 2.30 )	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
CKCA43	( 1.90 )	( 3.50 )	8.00 ± 0.30	3.50 ± 0.05	1.75 ± 0.10	4.00 ± 0.10
Symbol Type	G	H	J	K	t	Q
CKCL22	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 <sup>+0.10</sup> <sub>0</sub>	2.50 max.	0.30 max.	∅ 0.50 min.
CKCA43	2.00 ± 0.05	4.00 ± 0.10	∅ 1.5 <sup>+0.10</sup> <sub>0</sub>	2.50 max.	0.30 max.	∅ 0.50 min.

\* The values in the parentheses ( ) are for reference.

## Appendix 6


(Material : Polystyrene)



Symbol	A	B	C	D	E	W <sub>1</sub>
Dimension	Ø178 ± 2.0	Ø60 ± 2.0	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	9.0 ± 0.3
Symbol	W <sub>2</sub>	r				
Dimension	13.0 ± 1.4	1.0				

## Appendix 7

(Material : Polystyrene)



Symbol	A	B	C	D	E	W
Dimension	Ø382 max. (Nominal Ø330)	Ø50 min.	Ø13 ± 0.5	Ø21 ± 0.8	2.0 ± 0.5	10.0 ± 1.5
Symbol	t	r				
Dimension	2.0 ± 0.5	1.0				