## 24-bit 192kHz 2Vrms Multi-Channel CODEC

## DESCRIPTION

The WM8595 is a high performance multi-channel audio CODEC with flexible input/output selection and digital and analogue volume control. Features include a 24 -bit stereo ADC with digital gain control, two 24-bit DACs with independent volume control and clocking, and a range of input/output channel selection options with analogue volume control for flexible routing within current and future audio systems.

The WM8595 has a six stereo input selector which accepts input levels up to 2 Vrms . One stereo input can be selected through an input mux to be routed through to the ADC.
The WM8595 outputs two stereo audio channels at line levels up to 2 Vrms , driven from independent DACs. The DAC channels include independent digital volume control, and both stereo output channels include analogue volume control with soft ramp.

The WM8595 supports up to 2 Vrms analogue inputs, 2 Vrms outputs, with sample rates from 32 kHz to 192 kHz on the DACs, and 32 kHz to 96 kHz on the ADC.

The WM8595 is controlled via a serial interface with support for 2 -wire and 3 -wire control with full readback. Control of mute, emergency shutdown and reset can also be achieved by pin selection.

The WM8595 is ideal for audio applications requiring high performance and flexible routing options, including flat panel digital TV and DVD recorder.
The WM8595 is available in a 48-pin QFN package.

## FEATURES

- Multi-channel CODEC with 6 stereo input selector and 2 stereo output selector
- 4-channel DAC, 2-channel ADC
- $6 \times 2 \mathrm{Vrms}$ stereo input selector to ADC
- $2 \times 2 \mathrm{Vrms}$ stereo output
- Audio performance
- DAC: 100dB SNR typical ('A' weighted @ 48kHz)
- DAC: -87dB THD typical
- ADC: 96dB SNR typical ('A' weighted @ 48kHz)
- ADC: -80dB THD typical
- Independent sampling rate for ADC and DACs possible
- DACs sampling frequency $32 \mathrm{kHz}-192 \mathrm{kHz}$
- ADC sampling frequency $32 \mathrm{kHz}-96 \mathrm{kHz}$
- DAC digital volume control +12 dB to -100 dB in 0.5 dB steps
- $\quad$ ADC digital volume control from +30 dB to -97 dB in 0.5 dB steps
- ADC input analogue boost control, selectable from 0 dB , $+3 \mathrm{~dB},+6 \mathrm{~dB}$ and +12 dB
- Output analogue volume control +6 dB to -73.5 dB in 0.5 dB steps with zero cross or soft ramp to prevent pops and clicks
- Digital multiplexer to interface to multiple digital sources DSP, HDMI, memory card
- 2-wire and 3-wire serial control interface with readback and hardware reset, mute and emergency shutdown pins
- ADC features master or slave clocking modes
- Programmable format audio data interface modes

$$
\mathrm{I} 2 \mathrm{~S}, \mathrm{LJ}, \mathrm{RJ}, \mathrm{DSP}
$$

- $\quad 3.3 \mathrm{~V} / 9 \mathrm{~V}$ analogue, 3.3 V digital supply operation
- 48-pin QFN package


## APPLICATIONS

- Digital Flat Panel TV
- DVD-RW
- Set Top Boxes


## BLOCK DIAGRAM



## TABLE OF CONTENTS

DESCRIPTION ..... 1
FEATURES ..... 1
APPLICATIONS ..... 1
BLOCK DIAGRAM ..... 2
PIN CONFIGURATION ..... 4
PIN DESCRIPTION ..... 5
ABSOLUTE MAXIMUM RATINGS ..... 6
RECOMMENDED OPERATING CONDITIONS ..... 7
SUPPLY CURRENT CONSUMPTION ..... 7
ELECTRICAL CHARACTERISTICS ..... 8
TERMINOLOGY ..... 10
MASTER CLOCK TIMING ..... 11
RESET TIMING ..... 11
DIGITAL AUDIO INTERFACE TIMING - SLAVE MODE ..... 12
DIGITAL AUDIO INTERFACE TIMING - MASTER MODE ..... 13
CONTROL INTERFACE TIMING - 2-WIRE MODE ..... 14
CONTROL INTERFACE TIMING - 3-WIRE MODE ..... 15
POWER ON RESET (POR) ..... 16
DEVICE DESCRIPTION ..... 17
INTRODUCTION ..... 17
CONTROL INTERFACE ..... 18
2-WIRE (SM-BUS COMPATIBLE) SERIAL CONTROL INTERFACE MODE ..... 18
3-WIRE (SPI COMPATIBLE) SERIAL CONTROL INTERFACE MODE ..... 20
DIGITAL AUDIO DATA FORMATS ..... 21
DIGITAL AUDIO INTERFACE ..... 26
DIGITAL AUDIO DATA SAMPLING RATES ..... 28
DAC FEATURES ..... 29
ANALOGUE OUTPUT VOLUME CONTROL ..... 32
ADC FEATURES ..... 36
DIGITAL ROUTING CONTROL ..... 40
POP AND CLICK PERFORMANCE ..... 46
GLOBAL ENABLE CONTROL ..... 48
EMERGENCY POWER DOWN ..... 49
REGISTER MAP ..... 50
DIGITAL FILTER CHARACTERISTICS ..... 74
APPLICATIONS INFORMATION ..... 78
RECOMMENDED EXTERNAL COMPONENTS ..... 78
RECOMMENDED ANALOGUE LOW PASS FILTER ..... 79
RELEVANT APPLICATION NOTES ..... 79
PACKAGE DIMENSIONS ..... 80
IMPORTANT NOTICE ..... 81
ADDRESS ..... 81
REVISION HISTORY ..... 82

## PIN CONFIGURATION



## ORDERING INFORMATION

| ORDER CODE | TEMPERATURE <br> RANGE | PACKAGE | MOISTURE SENSITIVITY <br> LEVEL | PACKAGE BODY <br> TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: |
| WM8595GEFL/V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $48-l e a d ~ Q F N$ <br> (Pb-free) | MSL3 | $260^{\circ} \mathrm{C}$ |
| WM8595GEFL/RV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $48-l e a d ~ Q F N$ <br> (Pb-free, tape and reel) | MSL3 | $260^{\circ} \mathrm{C}$ |

## Note:

Reel quantity $=2200$

PIN DESCRIPTION

| PIN | NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | MCLK1 | Digital Input/Output | Audio interface port 1 master clock input/output |
| 2 | LRCLK1 | Digital Input/Output | Audio interface port 1 left/right clock input/output |
| 3 | N/C |  | No internal connection |
| 4 | BCLK1 | Digital Input/Output | Audio interface port 1 bit clock input/output |
| 5 | DACDAT1 | Digital Input | Audio interface port 1 data input for DAC1 |
| 6 | MCLK2 | Digital Input/Output | Audio interface port 2 master clock input/output |
| 7 | LRCLK2 | Digital Input/Output | Audio interface port 2 left/right clock input/output |
| 8 | BCLK2 | Digital Input/Output | Audio interface port 2 bit clock input/output |
| 9 | DACDAT2 | Digital Input | Audio interface port 2 data input for DAC2 |
| 10 | ADCDAT | Digital Output | Audio interface port 3 data output for ADC |
| 11 | DVDD | Supply | Digital supply |
| 12 | DGND | Supply | Digital ground |
| 13 | GPIO1 | Digital Input/Output | General purpose input/output 1 |
| 14 | GPIO2 | Digital Input/Output | General purpose input/output 2 |
| 15 | SHUTDOWN | Digital Input | Emergency shutdown |
| 16 | MUTE | Digital Input | Hardware DAC mute |
| 17 | RESET | Digital Input | Hardware reset |
| 18 | AVDD2 | Supply | Analogue 9V supply |
| 19 | AGND2 | Supply | Analogue 9V ground |
| 20 | LINEOUT2R | Analogue Output | Output channel 2 right |
| 21 | LINEOUT2L | Analogue Output | Output channel 2 left |
| 22 | LINEOUT1R | Analogue Output | Output channel 1 right |
| 23 | LINEOUT1L | Analogue Output | Output channel 1 left |
| 24 | IN1L | Analogue Input | Input channel 1 left |
| 25 | IN1R | Analogue Input | Input channel 1 right |
| 26 | IN2L | Analogue Input | Input channel 2 left |
| 27 | IN2R | Analogue Input | Input channel 2 right |
| 28 | IN3L | Analogue Input | Input channel 3 left |
| 29 | IN3R | Analogue Input | Input channel 3 right |
| 30 | IN4L | Analogue Input | Input channel 4 left |
| 31 | IN4R | Analogue Input | Input channel 4 right |
| 32 | IN5L | Analogue Input | Input channel 5 left |
| 33 | IN5R | Analogue Input | Input channel 5 right |
| 34 | IN6L | Analogue Input | Input channel 6 left |
| 35 | IN6R | Analogue Input | Input channel 6 right |
| 36 | VREF1C | Analogue Output | Positive reference for ADC |
| 37 | VMID1C | Analogue Output | Midrail divider decoupling pin for ADC |
| 38 | VREF1GND | Analogue Input | Ground reference for ADC |
| 39 | VREF2VDD | Analogue Input | Positive reference for DACs |
| 40 | VMID2C | Analogue Output | Midrail divider decoupling pin for DACs |
| 41 | VREF2GND | Analogue Input | Ground reference for DACs |
| 42 | AVDD1 | Supply | Analogue 3.3V supply |
| 43 | AGND1 | Supply | Analogue 3.3V ground |
| 44 | CIFMODE | Digital Input | 2-wire/3-wire mode select |
| 45 | SDOUT | Digital Output | Serial Data output for 3-wire readback |
| 46 | CS | Digital Input | 3-wire serial control interface latch |
| 47 | SCLK | Digital Input | Software mode: serial control interface clock signal |
| 48 | SDA | Digital Input | Software mode: bi-directional serial control interface data signal |

## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.


ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at $<30^{\circ} \mathrm{C} / 85 \%$ Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at $<30^{\circ} \mathrm{C} / 60 \%$ Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at $<30^{\circ} \mathrm{C} / 60 \%$ Relative Humidity. Supplied in moisture barrier bag
The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION | MIN | MAX |
| :--- | :---: | :---: |
| Digital supply voltage, DVDD | -0.3 V | +4.5 V |
| Analogue supply voltage, AVDD1 | -0.3 V | +7 V |
| Analogue supply voltage, AVDD2 | -0.3 V | +15 V |
| Voltage range digital inputs | DGND -0.3 V | DVDD + 0.3V |
| Voltage range analogue inputs | $\mathrm{AGND}-2.4 \mathrm{~V}$ | AVDD1 +2.4 V |
| Master Clock Frequency | $-55^{\circ} \mathrm{C}$ | 38.462 MHz |
| Ambient temperature (supplies applied) | $-65^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| Storage temperature |  | $+150^{\circ} \mathrm{C}$ |
| Pb free package body temperature (reflow 10 seconds) | $+260^{\circ} \mathrm{C}$ |  |
| Package body temperature (soldering 2 minutes) | $+183^{\circ} \mathrm{C}$ |  |

Note:

1. Analogue and digital grounds must always be within 0.3 V of each other.

## THERMAL PERFORMANCE

| PARAMETER | SYMBOL | TEST <br> CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal resistance - junction to <br> ambient | $\mathrm{R}_{\theta J A}$ |  |  | TBD |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal resistance - junction to <br> case | $\mathrm{R}_{\text {өJC }}$ |  |  | TBD |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Notes:

1. Figures given for package mounted on 4-layer FR4 according to JESD51-7. (No forced air flow is assumed).
2. Thermal performance figures are estimated.

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital power supply | DVDD |  | 2.97 | 3.3 | 3.6 | V |
| Analogue power supply | AVDD1 |  | 2.97 | 3.3 | 3.6 | V |
| Analogue power supply | AVDD2 |  | 8.1 | 9 | 9.9 | V |
| Ground | DGND/AGND1/ <br> AGND2 |  |  | 0 |  | V |
| Operating temperature <br> range | $\mathrm{T}_{\mathrm{A}}$ |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Digital supply (DVDD) must never be more than 0.3 V greater than AVDD1 in normal operation.
2. Digital ground (DGND) and analogue grounds (AGND1, AGND2) must never be more than 0.3 V apart.

## SUPPLY CURRENT CONSUMPTION

## Test Conditions

AVDD2=9V, AVDD1=DVDD=3.3V, AGND1=AGND2=0V, $D G N D=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{fs}=48 \mathrm{kHz}$, MCLK=256fs unless otherwise stated

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Record (DACs disabled) |  |  |  |  |  |  |
| Digital supply current | IDVDD | $\mathrm{fs}=48 \mathrm{kHz}, 256 \mathrm{fs}$ <br> Quiescent |  | 8.6 |  | mA |
| Analogue supply 1 current | $\mathrm{I}_{\text {AVDD1 }}$ |  |  | 9.2 |  | mA |
| Analogue supply 2 current | $\mathrm{I}_{\text {AVDD2 }}$ |  |  | 0.01 |  | mA |
| DAC Playback (ADC disabled, one DAC disabled) |  |  |  |  |  |  |
| Digital supply current | IDVDD | $\mathrm{fs}=48 \mathrm{kHz}, 256 \mathrm{fs}$ <br> Quiescent |  | 5.5 |  | mA |
| Analogue supply 1 current | $\mathrm{I}_{\text {AVDD1 }}$ |  |  | 6.5 |  | mA |
| Analogue supply 2 current | $\mathrm{I}_{\text {AVDD2 }}$ |  |  | 2.0 |  | mA |
| Digital supply current | IDVDD | $\mathrm{fs}=96 \mathrm{kHz}, 256 \mathrm{fs}$ <br> Quiescent |  | 9.5 |  | mA |
| Analogue supply 1 current | IAVDD1 |  |  | 7.0 |  | mA |
| Analogue supply 2 current | IAVDD2 |  |  | 2.0 |  | mA |
| Digital supply current | $\mathrm{I}_{\text {DVDD }}$ | $\begin{gathered} \mathrm{fs}=192 \mathrm{kHz}, 256 \mathrm{fs} \\ \text { Quiescent } \end{gathered}$ |  | 10.0 |  | mA |
| Analogue supply 1 current | IAVDD1 |  |  | 7.0 |  | mA |
| Analogue supply 2 current | IAVDD2 |  |  | 2.0 |  | mA |
| ADC Record, DAC Playback (all circuit blocks enabled) |  |  |  |  |  |  |
| Digital supply current | $\mathrm{I}_{\text {DVDD }}$ | $\mathrm{fs}=48 \mathrm{kHz}, 256 \mathrm{fs}$ <br> Quiescent |  | 17.0 |  | mA |
| Analogue supply 1 current | IAVDD1 |  |  | 20.0 |  | mA |
| Analogue supply 2 current | $\mathrm{I}_{\text {AVDD2 }}$ |  |  | 11.0 |  | mA |

## ELECTRICAL CHARACTERISTICS

Test Conditions
AVDD2=9V, AVDD1=DVDD=3.3V, AGND1=AGND2=0V, DGND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 1 \mathrm{kHz}$ signal, $\mathrm{fs}=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$ unless otherwise stated

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital logic levels |  |  |  |  |  |  |
| Input low level | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.3xDVDD | V |
| Input high level | $\mathrm{V}_{\mathrm{IH}}$ |  | 0.7xDVDD |  |  | V |
| Output low level | $\mathrm{V}_{\text {OL }}$ |  |  |  | $0.1 \times$ DVDD | V |
| Output high level | $\mathrm{V}_{\mathrm{OH}}$ |  | $0.9 \times$ DVDD |  |  | V |
| Digital input leakage current |  |  |  | $\pm 0.2$ |  | $\mu \mathrm{A}$ |
| Digital input capacitance |  |  |  | 5 |  | pF |
| Analogue Reference Levels |  |  |  |  |  |  |
| ADC Midrail Voltage | VMID1C |  |  | AVDD1/2 |  | V |
| ADC Buffered Positive Reference Voltage | VREF1C |  |  | VMID1C |  | V |
| DAC Midrail Voltage | VMID2C |  |  | NREF2VDD/2 |  | V |
| Potential divider resistance |  | AVDD1 to VMID1C VMID1C to AGND1 |  | 100 |  | $k \Omega$ |
|  |  | VREF2VDD to VMID2C VMID2C to VREF2GND $\text { VMID_SEL[1:0] = } 01$ |  |  |  | k $\Omega$ |
| Analogue Line Outputs |  |  |  |  |  |  |
| Output signal level (0dB) |  |  | -10\% | $2.0 x$ <br> AVDD1/3.3 | +10\% | Vrms |
| Maximum capacitance load |  |  |  |  | 11 | nF |
| Minimum resistance load |  |  | 1 |  |  | k ת |
| Analogue Inputs |  |  |  |  |  |  |
| Input signal level (0dB) |  |  |  | $2.0 \mathrm{x}$ <br> AVDD1/3.3 |  | Vrms |
| Input impedance |  |  |  | 48 |  | $\mathrm{k} \Omega$ |
| Input capacitance |  |  |  | 5 |  | pF |
| DAC Performance (DAC1 to LINEOUT1L/R, DAC2 to LINEOUT2L/R) |  |  |  |  |  |  |
| Signal to Noise Ratio ${ }^{1,5}$ | SNR | A-weighted <br> @ $\mathrm{fs}=48 \mathrm{kHz}$ | 90 | 100 |  | dB |
|  |  | A-weighted $@ \mathrm{fs}=96 \mathrm{kHz}$ |  | 100 |  | dB |
|  |  | A-weighted <br> @ fs $=192 \mathrm{kHz}$ |  | 100 |  | dB |
| Dynamic Range ${ }^{2,5}$ | DNR | A-weighted, -60dB full scale input | 90 | 100 |  | dB |
| Total Harmonic Distortion ${ }^{3,5}$ | THD | $\begin{aligned} & 1 \mathrm{kHz}, 0 \mathrm{dBFS} \\ & @ \mathrm{fs}=48 \mathrm{kHz} \end{aligned}$ |  | -87 | -80 | dB |
|  |  | $1 \mathrm{kHz}, 0 \mathrm{dBFS}$ @ $\mathrm{fs}=96 \mathrm{kHz}$ |  | -86 |  | dB |
|  |  | $1 \mathrm{kHz}, 0 \mathrm{dBFS}$ <br> @ fs $=192 \mathrm{kHz}$ |  | -85 |  | dB |
| Channel Separation ${ }^{4,5}$ |  | 1 kHz |  | 110 |  | dB |
| Channel Level Matching |  |  |  | 0.1 |  | dB |
| Channel Phase Deviation |  | 1 kHz |  | 0.01 |  | Degree |
| Power supply rejection ratio | PSRR | 1 kHz , 100mVpp |  | 50 |  | dB |
|  |  | 20 Hz to 20 kHz , 100mVpp |  | 45 |  | dB |

Test Conditions
AVDD2 $=9 \mathrm{~V}$, AVDD1=DVDD $=3.3 \mathrm{~V}, \mathrm{AGND} 1=\mathrm{AGND} 2=0 \mathrm{~V}, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, 1 \mathrm{kHz}$ signal, fs $=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$ unless otherwise stated


## TERMINOLOGY

1. Signal-to-noise ratio (dBFS) - SNR is the difference in level between a reference full scale output signal and the device output with no signal applied. This ratio is also called idle channel noise. (No Auto-zero or Automute function is employed in achieving these results).
2. Dynamic range (dBFS) - DNR is a measure of the difference in level between the highest and lowest components of a signal. Normally a THD measurement at -60 dBFS . The measured signal is then corrected by adding 60dB to the result, e.g. THD @ -60dBFS = -30dB, DNR = 90dB.
3. Total Harmonic Distortion (dBFS) - THD is the difference in level between a reference full scale output signal and the first seven odd harmonics of the output signal. To calculate the ratio, the fundamental frequency of the output signal is notched out and an RMS value of the next seven odd harmonics is calculated.
4. Channel Separation $(\mathrm{dB})$ - Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down one channel and measuring the other.
5. All performance measurements carried out with 20 kHz low pass filter, and where noted an A-weighted filter. Failure to use such a filter will result in higher THD and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification values.

## Notes:

1. All minimum and maximum values are subject to change.
2. This resistance is selectable using VMID_SEL[1:0] - see Figure 47 for full details.
3. See p81 for details of extended input impedance configuration.

## MASTER CLOCK TIMING



Figure 1 MCLK Timing

Test Conditions
AVDD1, DVDD $=3.3 \mathrm{~V}$, AVDD2 $=9 \mathrm{~V}$, AGND1, AGND2, DGND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Master Clock Timing Information | $\mathrm{t}_{\text {MCLKY }}$ | 27 |  |  |  |
| MCLK System clock cycle time |  | $40: 60$ |  | 120 | ns |
| MCLK Duty cycle |  |  |  | $60: 40$ | $\%$ |
| MCLK Period Jitter |  |  |  | 200 | ps |
| MCLK Rise/Fall times |  |  | 10 | ns |  |

Table 1 Master Clock Timing Requirements

## RESET TIMING



Figure 2 RESET Timing

## Test Conditions

AVDD1, DVDD $=3.3 \mathrm{~V}, \mathrm{AVDD} 2=9 \mathrm{~V}, \mathrm{AGND} 1, \mathrm{AGND} 2, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| RESET Timing Information | TRESET | 10 |  |  |  |
| RESET pulsewidth low |  |  |  |  |  |

Table 2 RESET Timing Requirements

DIGITAL AUDIO INTERFACE TIMING - SLAVE MODE


Figure 3 Slave Mode Digital Audio Data Timing

## Test Conditions

AVDD1, $\mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{AVDD2}=9 \mathrm{~V}, \mathrm{AGND} 1, \mathrm{AGND} 2, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Slave Mode $, \mathrm{fs}=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Audio Data Input Timing Information | $\mathrm{t}_{\mathrm{BCY}}$ | 80 |  |  | ns |
| BCLK cycle time | $\mathrm{t}_{\mathrm{BCH}}$ | 30 |  | ns |  |
| BCLK pulse width high | $\mathrm{t}_{\mathrm{BCL}}$ | 30 |  | ns |  |
| BCLK pulse width low | $\mathrm{t}_{\mathrm{LRS}}$ | 22 |  | ns |  |
| LRCLK set-up time to BCLK rising edge | $\mathrm{t}_{\mathrm{LRH}}$ | 25 |  | ns |  |
| LRCLK hold time from BCLK rising edge | $\mathrm{t}_{\mathrm{DH}}$ | 25 |  | ns |  |
| DACDAT (input) hold time from LRCLK rising edge | $\mathrm{t}_{\mathrm{DS}}$ | 25 |  | ns |  |
| DACDAT (input) set-up time to BCLK rising edge | $\mathrm{t}_{\mathrm{DD}}$ | 4 |  | ns |  |
| ADCDAT (output) propagation delay from BCLK falling <br> edge |  |  | 16 |  |  |

Table 3 Slave Mode Audio Interface Timing

## DIGITAL AUDIO INTERFACE TIMING - MASTER MODE



Figure 4 Master Mode Digital Audio Data Timing
Test Conditions
AVDD1, DVDD $=3.3 \mathrm{~V}, \mathrm{AVDD2}=9 \mathrm{~V}, \mathrm{AGND} 1, \mathrm{AGND} 2, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Slave Mode $, \mathrm{fs}=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$,
24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Audio Data Input Timing Information |  |  |  |  |  |
| LRCLK propagation delay from BCLK falling edge | $t_{\text {DL }}$ | 4 |  | 16 | ns |
| ADCDAT (output) propagation delay from BCLK falling edge | $t_{\text {DDA }}$ | 4 |  | 16 | ns |
| DACDAT (input) setup time to BCLK rising edge | $\mathrm{t}_{\text {DST }}$ | 22 |  |  | ns |
| DACDAT (input) hold time to BCLK rising edge | $\mathrm{t}_{\text {DHT }}$ | 25 |  |  | ns |

Table 4 Master Mode Audio Interface Timing

CONTROL INTERFACE TIMING - 2-WIRE MODE


Figure 5 Control Interface Timing - 2-Wire Serial Control Mode

## Test Conditions

AVDD1, $\mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{AVDD2}=9 \mathrm{~V}, \mathrm{AGND} 1, \mathrm{AGND} 2, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Slave $\mathrm{Mode}, \mathrm{fs}=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program Register Input Information |  |  |  |  |  |
| SCLK pulse cycle time | $\mathrm{t}_{\mathrm{scy}}$ | 2500 |  |  | ns |
| SCLK duty cycle |  | 40/60 |  | 60/40 | \% |
| SCLK frequency |  |  |  | 400 | kHz |
| Hold Time (Start Condition) | $\mathrm{t}_{\text {Stho }}$ | 600 |  |  | ns |
| Setup Time (Start Condition) | $\mathrm{t}_{\text {STSU }}$ | 600 |  |  | ns |
| Data Setup Time | $\mathrm{t}_{\text {DSU }}$ | 100 |  |  | ns |
| SDA, SCLK Rise Time |  |  |  | 300 | ns |
| SDA, SCLK Fall Time |  |  |  | 300 | ns |
| Setup Time (Stop Condition) | $\mathrm{t}_{\text {Stop }}$ | 600 |  |  | ns |
| Data Hold Time | $\mathrm{t}_{\mathrm{DHO}}$ |  |  | 900 | ns |
| Pulse width of spikes that will be suppressed | $\mathrm{t}_{\mathrm{ps}}$ | 2 |  | 8 | ns |

Table 5 Control Interface Timing - 2-Wire Serial Control Mode

CONTROL INTERFACE TIMING - 3-WIRE MODE


Figure 6 Control Interface Timing - 3-Wire Serial Control Mode
Test Conditions
AVDD1, $\mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{AVDD2}=9 \mathrm{~V}, \mathrm{AGND} 1, \mathrm{AGND} 2, \mathrm{DGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Slave $\mathrm{Mode}, \mathrm{fs}=48 \mathrm{kHz}, \mathrm{MCLK}=256 \mathrm{fs}$, 24-bit data, unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program Register Input Information |  |  |  |  |  |
| SCLK rising edge to CS rising edge | tscs | 80 |  |  | ns |
| SCLK pulse cycle time | $\mathrm{t}_{\text {SCY }}$ | 160 |  |  | ns |
| SCLK duty cycle |  | 40/60 |  | 60/40 | \% |
| SDA to SCLK set-up time | $\mathrm{t}_{\text {DSU }}$ | 20 |  |  | ns |
| SDA hold time from SCLK rising edge | $\mathrm{t}_{\text {DHO }}$ | 40 |  |  | ns |
| SDOUT propagation delay from SCLK falling edge | $t_{\text {DL }}$ |  |  | 5 | ns |
| CS pulse width high | $\mathrm{t}_{\text {CSH }}$ | 40 |  |  | ns |
| CS falling to SCLK rising | $\mathrm{t}_{\mathrm{CSS} 1}$ | 40 |  |  | ns |
| SCLK failing to CS rising | $\mathrm{t}_{\text {css2 }}$ | 40 |  |  | ns |
| Pulse width of spikes that will be suppressed | $\mathrm{t}_{\mathrm{ps}}$ | 2 |  | 8 | ns |

Table 6 Control Interface Timing - 3-Wire Serial Control Mode

POWER ON RESET (POR)


Figure 1 Power Supply Timing Requirements
Test Conditions
$\mathrm{DVDD}=3.3 \mathrm{~V}, \mathrm{AVDD} 1=3.3 \mathrm{~V}, \mathrm{AVDD} 2=9 \mathrm{~V}$ DGND $=\mathrm{AGND} 1=\mathrm{AGND} 2=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A} \_ \text {max }}=+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A} \_ \text {min }}=-25^{\circ} \mathrm{C}$
$A V D D 1_{\max }=$ DVDD $_{\max }=3.63 \mathrm{~V}, \mathrm{AVDD} 1_{\text {min }}=\mathrm{DVDD}_{\text {mim }}=2.97 \mathrm{~V}$
$A V D D 2_{\text {max }}=9.9 \mathrm{~V}, \mathrm{AVDD}_{\text {min }}=8.1 \mathrm{~V}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Input Timing Information |  |  |  |  |  |  |
| VDD level to POR defined (DVDD rising) | $\mathrm{V}_{\text {pord }}$ | Measured from DGND | 0.27 | 0.36 | 0.60 | V |
| VDD level to POR rising edge (DVDD rising) | $\mathrm{V}_{\text {pord_hi }}$ | Measured from DGND | 1.34 | 1.88 | 2.32 | V |
| VDD level to POR falling edge (DVDD falling) | $\mathrm{V}_{\text {pord_lo }}$ | Measured from DGND | 1.32 | 1.86 | 2.30 | V |
| VDD level to POR rising edge (AVDD1 rising) | $\mathrm{V}_{\text {por1_hi }}$ | Measured from DGND | 1.65 | 1.68 | 1.85 | V |
| VDD level to POR falling edge (AVDD1 falling) | $\mathrm{V}_{\text {por1_10 }}$ | Measured from DGND | 1.63 | 1.65 | 1.83 | V |
| VDD level to POR rising edge (AVDD2 rising) | $\mathrm{V}_{\text {por2_hi }}$ | Measured from DGND | 1.80 | 1.86 | 2.04 | V |
| VDD level to POR falling edge (AVDD2 falling) | $\mathrm{V}_{\text {por2_10 }}$ | Measured from DGND | 1.76 | 1.8 | 2.02 | V |

Table 7 Power on Reset

## DEVICE DESCRIPTION

## INTRODUCTION

The WM8595 is a high performance multi-channel audio CODEC with 2 Vrms line level inputs and outputs and flexible digital input / output switching. The device comprises a 24 -bit stereo ADC, two 24-bit stereo DACs with independent sampling rates and digital volume control, two stereo PGAs in the output path, a flexible digital audio interface multiplexer, a flexible analogue input multiplexer. Analogue inputs and outputs are all at 2 Vrms line level, minimising external component count.

The DACs can operate from independent left/right clocks, bit clocks and master clocks with independent data inputs. Alternatively, the DACs can be synchronised to use the same clocks with independent data inputs.

The ADC uses a separate left/right clock, bit clock and master clock, allowing independent recording and playback in audio applications. The ADC audio interface can be configured to operate in either master or slave clocking mode. In master mode, left/right clocks and bit clocks are all outputs. In slave mode, left/right clocks and bit clocks are all inputs.

The ADC includes digital gain control, allowing signals to be gained and attenuated between +30 dB and -97 dB in 0.5 dB steps.

The DACs include independent digital volume control, which is adjustable between +12 dB and -100 dB in 0.5 dB steps. The DACs can be configured to output stereo audio data and a range of mono audio options.

The input analogue multiplexer accepts six stereo line level inputs at up to 2 Vrms , and allows any stereo input to be routed to the input of the ADC.

The output PGAs have optional zero cross functionality, with gain adjustable between +6 dB and 73.5 dB in 0.5 dB steps, and configurable soft ramp rate. Analogue audio is output at 2 Vrms line level.

The digital audio interface multiplexer allows flexible routing of the digital signals internal to the device between the independent ADC, DAC1 and DAC2 audio interfaces from the digital audio ports. By integrating this functionality into the WM8595, the external component count and board space normally required to switch between various digital audio sources can be significantly reduced.

Control of the internal functionality of the device is by 2-wire or 3-wire serial control interface with readback. The interface may be asynchronous to the audio data interface as control data will be resynchronised to the audio processing internally. In addition, control of mute, emergency shutdown and reset may also be achieved by pin control.

Operation using system clocks of 128 fs , 192 fs , 256 fs , 384 fs , 512 fs , 768 fs or 1152 fs is provided. ADC and DACs may be clocked independently. Sampling rates from 32 kHz to 192 kHz are supported for both DACs provided the appropriate master clocks are input. Sampling rates from 32 kHz to 96 kHz are supported for the ADC provided the appropriate master clock is input.

The audio data interface supports right justified, left justified, and I2S interface formats along with a highly flexible DSP serial port interface format.

## CONTROL INTERFACE

Control of the WM8595 is achieved by a 2-wire SM-bus-compliant or 3-wire SPI compliant serial interface with readback. Software interface mode is selected using the CIFMODE pin as shown in Table 8 below:

| CIFMODE (PIN 44) | INTERFACE FORMAT |
| :---: | :---: |
| Low | 2 wire |
| High | 3 wire |

Table 8 Control Interface Mode Selection

## 2-WIRE (SM-BUS COMPATIBLE) SERIAL CONTROL INTERFACE MODE

Many devices can be controlled by the same bus, and each device has a unique 7-bit address.

## REGISTER WRITE

The controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDA (7-bit address and read/write bit, MSB first). If the device address received matches the address of the WM8595, the WM8595 responds by pulling SDA low on the next clock pulse (ACK). If the address is not recognised, the WM8595 returns to the idle condition and waits for a new start condition with valid address.

When the WM8595 has acknowledged a correct address, the controller sends the first byte of control data (B23 to B16, i.e. the WM8595 register address). The WM8595 then acknowledges the first data byte by pulling SDA low for one SCLK pulse. The controller then sends a second byte of control data (B15 to B8, i.e. the first 8 bits of register data), and the WM8595 acknowledges again by pulling SDA low for one SCLK pulse. Finally, the controller sends a third byte of control data (B7 to B0, i.e. the final 8 bits of register data), and the WM8595 acknowledges again by pulling SDA low for one SCLK pulse.

The transfer of data is complete when there is a low to high transition on SDA while SCLK is high. After receiving a complete address and data sequence the WM8595 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA changes while SCLK is high), the WM8595 reverts to the idle condition.

The WM8595 device 2-wire write address is 34 h (0110100) or 36 h (0110110), selectable by control of CS.

| CS (PIN 46) | 2-WIRE BUS ADDRESS (B[7:1]) |
| :---: | :---: |
| 0 | 34h (011010) |
| 1 | $36 \mathrm{~h}(011011)$ |

Table 9 2-Wire Control Interface Bus Address Selection


Figure 7 2-Wire Write Protocol

## AUTO-INCREMENT REGISTER WRITE

It is possible to write to multiple consecutive registers using the auto-increment feature. When AUTO_INC is set, the register write protocol follows the method shown in Figure 8
. As with normal register writes, the controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high, and all devices on the bus receive the device address.

When the WM8595 has acknowledged a correct address, the controller sends the first byte of control data (A6 to A0, i.e. the WM8595 initial register address). The WM8595 then acknowledges the first control data byte by pulling SDA low for one SCLK pulse. The controller then sends a byte of register data. The WM8595 acknowledges the first byte of register data, auto-increments the register address to be written to, and waits for the next byte of register data. Subsequent bytes of register data can be written to consecutive registers of the WM8595 without setting up the device and register address.

The transfer of data is complete when there is a low to high transition on SDA while SCLK is high.


Figure 8 2-Wire Auto-Increment Register Write

## REGISTER READBACK

The WM8595 allows readback of all registers with data output on the bidirectional SDA pin. The protocol is similar to that used to write to the device. The controller will issue the device address followed by a write bit, and the register index will then be passed to the WM8595.

At this point the controller will issue a repeated start condition and resend the device address along with a read bit. The WM8595 will acknowledge this and the WM8595 will become a slave transmitter.

The WM8595 will place the data from the indexed register onto SDA MSB first. When the controller receives the first byte of data, it acknowledges it. When the controller receives the second and final byte of data it will not acknowledge receipt of the data indicating that it will resume master transmitter control of SDA. The controller will then issue a stop command completing the read cycle.


Figure 9 2-wire Read Protocol

## AUTO-INCREMENT REGISTER READBACK

It is possible to read from multiple consecutive registers in continuous readback mode. Continuous readback mode is selected by setting AUTO_INC. In continuous readback mode, the WM8595 will return the indexed register first, followed by consecutive registers in increasing index order until the controller issues a stop sequence.


Figure 10 2-Wire Auto-Increment Register Readback

## 3-WIRE (SPI COMPATIBLE) SERIAL CONTROL INTERFACE MODE

## REGISTER WRITE

SDA is used for the program data, SCLK is used to clock in the program data and CS is use to latch in the program data. SDA is sampled on the rising edge of SCLK. The 3-wire interface write protocol is shown in Figure 11.


Figure 11 3-Wire Serial Interface Write Protocol

- W indicates write operation.
- $A[6: 0]$ is the register index.
- $\mathrm{B}[15: 0]$ is the data to be written to the register indexed.
- $\quad C S$ is edge sensitive - the data is latched on the rising edge of /CS.


## REGISTER READ-BACK

The read-only status registers can be read back via the SDOUT pin. Read Back is enabled when the R/W bit is high. The data can then be read by writing to the appropriate register address, to which the device will respond with data.


Figure 12 3-Wire Serial Interface Readback Protocol

## REGISTER RESET

Any write to register RO (00h) will reset the WM8595. All register bits are reset to their default values.

## DEVICE ID AND REVISION

Reading from register R0 returns the device ID. Reading from register R1 returns the device revision number.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R0 <br> DEVICE_ID <br> 00 h | $15: 0$ | DEVICE_ID <br> $[15: 0]$ | 10000101 | Device ID <br> A read of this register will return the device <br> ID, 0x8595. |
| R1 <br> REVISION <br> 01 h | $7: 0$ | REVNUM <br> $[7: 0]$ | N/A | Device Revision <br> A read of this register will return the device <br> revision number. This number is sequentially <br> incremented if the device design is updated. |

Table 10 Device ID and Revision Number

## DIGITAL AUDIO DATA FORMATS

The WM8595 supports a range of common audio interface formats:

- $I^{2} s$
- Left Justified (LJ)
- Right Justified (RJ)
- DSP Mode A
- DSP Mode B

All formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the exception of 32 bit RJ mode, which is not supported.

Audio data for each stereo channel is time multiplexed with the interface's left/right clock indicating whether the left or right channel is present. The left/right clock is also used as a timing reference to indicate the beginning or end of the data words.

In $L J, R J$ and $I^{2} S$ modes, the minimum number of bit clock periods per left/right clock period is two times the selected word length. The left/right clock must be high for a minimum of bit clock periods equivalent to the word length, and low for the same period. For example, for a word length of 24 bits, the left/right clock must be high for a minimum of 24 bit clock periods and low for a minimum of 24 bit clock periods. Any mark to space ratio is acceptable for the left/right clock provided these requirements are met.

In DSP modes $A$ and $B$, left and right channels must be time multiplexed and input on DACDAT. LRCLK is used as a frame synchronisation signal to identify the MSB of the first input word. The minimum number of bit clock periods per left/right clock period is two times the selected word length. Any mark to space ratio is acceptable for the left/right clock provided the rising edge is correctly positioned.

## I2S MODE

In $I^{2} S$ mode, the MSB of input data is sampled on the second rising edge of bit clock following a left/right clock transition. The MSB of output data changes on the first falling edge of bit clock following a left/right clock transition, and may be sampled on the next rising edge of bit clock. Left/right clocks are low during the left channel audio data samples and high during the right channel audio data samples.


Figure 13 I2S Mode Timing

## LEFT JUSTIFIED (LJ) MODE

In LJ mode, the MSB of the input data is sampled by the WM8595 on the first rising edge of bit clock following a left/right clock transition. The MSB of output data changes on the same falling edge of bit clock as left/right clock and may be sampled on the next rising edge of bit clock. Left/right clock is high during the left channel audio data samples and low during the right channel audio data samples.


Figure 14 LJ Mode Timing

## RIGHT JUSTIFIED (RJ) MODE

In RJ mode the LSB of input data is sampled on the rising edge of bit clock preceding a left/right clock transition. The LSB of output data changes on the falling edge of bit clock preceding a left/right clock transition, and may be sampled on the next rising edge of bit clock. Left/right clock is high during the left channel audio data samples and low during the right channel audio data samples.


Figure 15 RJ Mode Timing

## DSP MODE A

In DSP Mode A, the MSB of channel 1 left data input is sampled on the second rising edge of bit clock following a left/right clock rising edge. Channel 1 right data then follows. The MSB of output data changes on the first falling edge of bit clock following a left/right clock transition and may be sampled on the rising edge of bit clock. The right channel data is contiguous with the left channel data.


Figure 16 DSP Mode A Timing

## DSP MODE B

In DSP Mode B, the MSB of channel 1 left data input is sampled on the first bit clock rising edge following a left/right clock rising edge. Channel 1 right data then follows. The MSB of output data changes on the same falling edge of BCLK as the low to high left/right clock transition and may be sampled on the rising edge of bit clock. The right channel data is contiguous with the left channel data.


Figure 17 DSP Mode B Timing

## DIGITAL AUDIO INTERFACE CONTROL

The control of the audio interface formats is achieved by register write. Dynamically changing the audio data format may cause erroneous operation and is not recommended.

Interface timing is such that the input data and left/right clock are sampled on the rising edge of the interface bit clock. Output data changes on the falling edge of the interface bit clock. By setting the appropriate bit clock and left/right clock polarity bits, the WM8595 ADC and DACs can sample data on the opposite clock edges.

The control of audio interface formats and clock polarities is summarised in Table 11.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R2 } \\ \text { DAC1_CTRL1 } \\ \text { 02h } \end{gathered}$ | 1:0 | $\begin{aligned} & \text { DAC1_ } \\ & \text { FMT[1:0] } \end{aligned}$ | 10 | DAC1 Audio Interface Format <br> $00=$ Right Justified <br> 01 = Left Justified <br> $10=I^{2} S$ <br> 11 = DSP |
|  | 3:2 | $\begin{aligned} & \text { DAC1_ } \\ & \text { WL[1:0] } \end{aligned}$ | 10 | DAC1 Audio Interface Word Length $\begin{aligned} & 00=16 \text {-bit } \\ & 01=20 \text {-bit } \\ & 10=24 \text {-bit } \\ & 11=32 \text {-bit (not available in Right Justified } \\ & \text { mode) } \end{aligned}$ |
|  | 4 | DAC1_BCP | 0 | DAC1 BCLK Polarity <br> $0=$ DACBCLK not inverted - data latched on rising edge of BCLK <br> 1 = DACBCLK inverted - data latched on falling edge of BCLK |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 5 | DAC1_LRP | 0 | DAC1 LRCLK Polarity $\begin{aligned} & 0=\text { DACLRCLK not inverted } \\ & 1 \text { = DACLRCLK inverted } \end{aligned}$ |
| $\begin{gathered} \text { R7 } \\ \text { DAC2_CTRL1 } \\ 07 \mathrm{~h} \end{gathered}$ | 1:0 | $\begin{aligned} & \text { DAC2_- } \\ & \text { FMT[1:0] } \end{aligned}$ | 10 | DAC2 Audio Interface Format $\begin{aligned} & 00=\text { Right Justified } \\ & 01=\text { Left Justified } \\ & 10=I^{2} S \\ & 11=\text { DSP } \end{aligned}$ |
|  | 3:2 | $\begin{aligned} & \text { DAC2_ } \\ & \text { WL[1:0] } \end{aligned}$ | 10 | DAC2 Audio Interface Word Length $\begin{aligned} & 00=16 \text {-bit } \\ & 01=20 \text {-bit } \\ & 10=24 \text {-bit } \\ & 11=32 \text {-bit (not available in Right Justified } \\ & \text { mode) } \end{aligned}$ |
|  | 4 | DAC2_BCP | 0 | DAC2 BCLK Polarity <br> $0=$ DACBCLK not inverted - data latched on rising edge of BCLK <br> 1 = DACBCLK inverted - data latched on falling edge of BCLK |
|  | 5 | DAC2_LRP | 0 | DAC2 LRCLK Polarity $\begin{aligned} & 0=\text { DACLRCLK not inverted } \\ & 1 \text { = DACLRCLK inverted } \end{aligned}$ |
| ```R13 ADC_CTRL1 0Dh``` | 1:0 | $\begin{gathered} \hline \text { ADC_ } \\ \text { FMT[1:0] } \end{gathered}$ | 10 | ADC Audio Interface Format $\begin{aligned} & 00=\text { Right Justified } \\ & 01=\text { Left Justified } \\ & 10=\text { I }^{2} S \\ & 11=\text { DSP } \end{aligned}$ |
|  | 3:2 | $\begin{gathered} \text { ADC_- } \\ \text { WL[1:0] } \end{gathered}$ | 10 | ADC Audio Interface Word Length $\begin{aligned} & 00=16 \text {-bit } \\ & 01=20 \text {-bit } \\ & 10=24 \text {-bit } \\ & 11=32 \text {-bit (not available in Right Justified } \\ & \text { mode) } \end{aligned}$ |
|  | 4 | ADC_BCP | 0 | ADC BCLK Polarity <br> $0=$ ADCBCLK not inverted - data latched on rising edge of BCLK <br> 1 = ADCBCLK inverted - data latched on falling edge of BCLK |
|  | 5 | ADC_LRP | 0 | ADC LRCLK Polarity $\begin{aligned} & 0=\text { ADCLRCLK not inverted } \\ & 1=\text { ADCLRCLK inverted } \end{aligned}$ |

Table 11 Audio Interface Control

## DIGITAL AUDIO INTERFACE

Digital audio data is transferred to and from the WM8595 via the digital audio interface. The DACs have independent data inputs and master clocks, bit clocks and left/right frame clocks, and operate in both master or slave mode The ADC has independent master clock, bit clock and left/right frame clock in addition to its data output, and can operate in both master and slave modes.

## MASTER MODE

The ADC audio interface requires both a left/right frame clock (ADCLRCLK) and a bit clock (ADCBCLK). These can be supplied externally (slave mode) or they can be generated internally (master mode). Selection of master and slave mode is achieved by setting ADC_MSTR in ADC Control Register 3.

The frequency of ADCLRCLK in master mode is dependent upon the ADC master clock frequency and the ADC_SR[2:0] bits.

The frequency of ADCBCLK in master mode can be selected by ADC_BCLKDIV[1:0].
Both DAC1 and DAC2 operate in slave mode only.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R14 } \\ \text { ADC_CTRL2 } \\ \text { OEh } \end{gathered}$ | 2:0 | $\begin{aligned} & \text { ADC_- } \\ & \text { SR[2:0] } \end{aligned}$ | 000 | ADC MCLK:LRCLK Ratio $\begin{aligned} & 000=\text { Auto detect } \\ & 001=128 \mathrm{fs} \\ & 010=192 \mathrm{fs} \\ & 011=256 \mathrm{fs} \\ & 100=384 \mathrm{fs} \\ & 101=512 \mathrm{fs} \\ & 110=768 \mathrm{fs} \\ & 111=\text { Reserved } \end{aligned}$ |
|  | 5:3 | $\begin{gathered} \text { ADC_BCLK } \\ \text { DIV[2:0] } \end{gathered}$ | 000 | ADC BCLK Rate $\begin{aligned} & 000=\text { MCLK } / 4 \\ & 001=\text { MCLK } / 8 \\ & 010=32 \mathrm{fs} \\ & 011=64 \mathrm{fs} \\ & 100=128 \mathrm{fs} \end{aligned}$ <br> All other values of ADC_BCLKDIV[2:0] are reserved |
| R15 <br> ADC_CTRL3 0Fh | 0 | ADC MSTR | 0 | ADC Master Mode Select <br> 0 = Slave mode, ADCBCLK and ADCLRCLK <br> are inputs to WM8595 <br> 1 = Master mode, ADCBCLK and <br> ADCLRCLK are outputs from WM8595 |

Table 12 ADC Master Mode Control

## SLAVE MODE

In slave mode, the master clock to left/right clock ratio for the ADC, DAC1 and DAC2 can be autodetected or set manually by register write.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R3 DAC1_CTRL2 03h | 2:0 | $\begin{aligned} & \text { DAC1_ } \\ & \text { SR[2:0] } \end{aligned}$ | 000 | DAC MCLK:LRCLK Ratio <br> $000=$ Auto detect <br> $001=128 \mathrm{fs}$ |
| R8 DAC2_CTRL2 08 h | 2:0 | $\begin{aligned} & \text { DAC2_ } \\ & \mathrm{SR}[2: 0] \end{aligned}$ | 000 | $\begin{aligned} & 010=192 \mathrm{fs} \\ & 011=256 \mathrm{fs} \\ & 100=384 \mathrm{fs} \\ & 101=512 \mathrm{fs} \\ & 110=768 \mathrm{fs} \\ & 111=1152 \mathrm{fs} \end{aligned}$ |
| ```R14 ADC_CTRL2 0Eh``` | 2:0 | $\begin{aligned} & \text { ADC_ } \\ & \text { SR[2:0] } \end{aligned}$ | 000 | ADC MCLK:LRCLK Ratio $\begin{aligned} & 000=\text { Auto detect } \\ & 001=\text { reserved } \\ & 010=\text { reserved } \\ & 011=256 \mathrm{fs} \\ & 100=384 \mathrm{fs} \\ & 101=512 \mathrm{fs} \\ & 110=768 \mathrm{fs} \\ & 111=\text { Reserved } \end{aligned}$ |

Table 13 Slave Mode MCLK to LRCLK Ratio Control

## DIGITAL AUDIO DATA SAMPLING RATES

In a typical digital audio system there is one central clock source producing a reference clock to which all audio data processing is synchronised. This clock is often referred to as the audio system's master clock. The WM8595 uses independent master clocks for ADC and DACs. The external master clocks can be applied directly to the ADCMCLK, DACMCLK1 and DACMCLK2 input pins. In a system where there are a number of possible sources for the reference clock, it is recommended that the clock source with the lowest jitter be used for the master clock to optimise the performance of the WM8595.

In slave clocking mode the WM8595 has a master detection circuit that automatically determines the relationship between the master clock frequency (ADCMCLK, DACMCLK1, DACMCLK2) and the sampling rate (ADCLRCLK, DACLRCLK1, DACLRCLK2), to within +/- 32 system clock periods. The master clocks must be synchronised with the left/right clocks, although the device is tolerant of phase variations or jitter on the master clocks.

The ADC supports master clock to sampling clock ratios of 256 fs to 768 fs and sampling rates of 32 kHz to 96 kHz , provided the internal signal processing of the ADC is programmed to operate at the correct rate. The DACs support master clock to sampling clock ratios of 128 fs to 1152 fs and sampling rates of 32 kHz to 192 kHz , provided the internal signal processing of the DACs is programmed to operate at the correct rate.

Table 14 shows typical master clock frequencies and sampling rates supported by the WM8595 ADC. Table 15 shows typical master clock frequencies and sampling rates supported by the WM8595 DACs.

|  | MASTER CLOCK FREQUENCY (MHZ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Sampling Rate <br> (ADCLRCLK) | $\mathbf{2 5 6 f s}$ | $\mathbf{3 8 4 f s}$ | $\mathbf{5 1 2 f s}$ | $\mathbf{7 6 8 f s}$ |
| $\mathbf{3 2 k H z}$ | 8.192 | 12.288 | 16.384 | 24.576 |
| $\mathbf{4 4 . 1 \mathbf { k H z }}$ | 11.2896 | 16.9344 | 22.5792 | 33.8688 |
| $\mathbf{4 8 k H z}$ | 12.288 | 18.432 | $\mathbf{2 4 . 5 7 6}$ | 36.864 |
| $\mathbf{8 8 . 2 k H z}$ | 22.5792 | 33.8688 | Unavailable | Unavailable |
| $\mathbf{9 6 k H z}$ | $\mathbf{2 4 . 5 7 6}$ | Unavailable | Unavailable | Unavailable |

Table 14 ADC Master Clock Frequency Versus Sampling Rate

| Sampling Rate <br> (DACLRCLK1 <br> DACLRCLK2) | MASTER CLOCK FREQUENCY (MHZ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 128fs | $\mathbf{1 9 2 f s}$ | $\mathbf{2 5 6 f s}$ | $\mathbf{3 8 4 f s}$ | $\mathbf{5 1 2 f s}$ | $\mathbf{7 6 8 f s}$ | $\mathbf{1 1 5 2 f s}$ |
| $\mathbf{3 2 k H z}$ | Unavailable | Unavailable | 8.192 | 12.288 | 16.384 | $\mathbf{2 4 . 5 7 6}$ | 36.864 |
| $\mathbf{4 4 . 1 \mathbf { k H z }}$ | Unavailable | 8.4672 | 11.2896 | 16.9344 | 22.5792 | 33.8688 | Unavailable |
| $\mathbf{4 8 k H z}$ | Unavailable | 9.216 | 12.288 | 18.432 | 24.576 | 36.864 | Unavailable |
| $\mathbf{8 8 . 2 k H z}$ | 11.2896 | 16.9344 | 22.5792 | 33.8688 | Unavailable | Unavailable | Unavailable |
| $\mathbf{9 6 k H z}$ | 12.288 | 18.432 | 24.576 | 36.864 | Unavailable | Unavailable | Unavailable |
| $\mathbf{1 7 6 . 4 k H z}$ | 22.5792 | 33.8688 | Unavailable | Unavailable | Unavailable | Unavailable | Unavailable |
| $\mathbf{1 9 2 k H z}$ | 24.576 | 36.864 | Unavailable | Unavailable | Unavailable | Unavailable | Unavailable |

Table 15 DAC Master Clock Frequency Versus Sampling Rate

The WM8595 includes two 24-bit DACs with independent clocks and independent data inputs. The DACs include digital volume control with zero cross and soft mute, de-emphasis support, and the capability to select the output channels to be stereo or a range of mono options. The DACs are enabled by writing to DAC1_EN and DAC2_EN.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R2 <br> DAC1_CTRL1 <br> 02h | 8 | DAC1_EN | 0 | DAC1 Enable <br> $0=$ DAC disabled <br> $1=$ DAC enabled |
| R7 <br> DAC2_CTRL1 <br> 07h | 8 | DAC2_EN | 0 | DAC2 Enable <br> $0=$ DAC2 disabled <br> 1 |

Table 16 DAC Enable Control

## DIGITAL VOLUME CONTROL

The WM8595 DACs include independent digital volume control, allowing the digital gain to be adjusted between -100 dB and +12 dB in 0.5 dB steps. All four DAC channels can be controlled independently. Alternatively, global update bits allow the user to write all volume changes before the volume is updated.

Volume control includes optional zero cross functionality. When zero cross is enabled, volume changes are not applied until the output level crosses VMID. Zero cross helps to prevent pop and click noise when changing volume settings.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R5 } \\ \text { DAC1L_VOL } \\ 05 \mathrm{~h} \end{gathered}$ | 7:0 | $\begin{gathered} \text { DAC1L } \\ \text { _VOL[7:0] } \end{gathered}$ | 11001000 | DAC Digital Volume$\begin{aligned} & 00000000=-100 \mathrm{~dB} \\ & 00000001=-99.5 \mathrm{~dB} \\ & 00000010=-99 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11001000=0 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11011111=+11.5 \mathrm{~dB} \\ & 111 \mathrm{X} X X X X=+12 \mathrm{~dB} \end{aligned}$ |
| R6 DAC1R_VOL $06 h$ | 7:0 | $\begin{gathered} \hline \text { DAC1R } \\ \text { _VOL[7:0] } \end{gathered}$ |  |  |
| $\begin{gathered} \hline \text { R10 } \\ \text { DAC2L_VOL } \\ \text { OAh } \end{gathered}$ | 7:0 | $\begin{gathered} \hline \text { DAC2L } \\ \text { _VOL[7:0] } \end{gathered}$ |  |  |
| $\begin{gathered} \text { R11 } \\ \text { DAC2R_VOL } \\ \text { OBh } \end{gathered}$ | 7:0 | $\begin{aligned} & \hline \text { DAC2R } \\ & \text { _VOL[7:0] } \end{aligned}$ |  |  |
| $\begin{gathered} \text { R5 } \\ \text { DAC1L_VOL } \\ 05 \mathrm{~h} \end{gathered}$ | 8 | DAC1L_VU | 0 | DAC Digital Volume Update <br> 0 = Latch DAC volume setting into Register Map but do not update volume 1 = Latch DAC volume setting into Register Map and update left and right channels simultaneously |
| R6 DAC1R_VOL 06 h | 8 | DAC1R_VU |  |  |
| $\begin{gathered} \text { R10 } \\ \text { DAC2L_VOL } \\ \text { OAh } \end{gathered}$ | 8 | DAC2L_VU |  |  |
| $\begin{gathered} \text { R11 } \\ \text { DAC2R_VOL } \\ \text { OBh } \end{gathered}$ | 8 | DAC2R_VU |  |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R2 <br> DAC1_CTRL1 <br> 02h | 7 | DAC1 <br> ZCEN | 1 | DAC Digital Volume Control Zero Cross <br> Enable <br> $0=$ Do not use zero cross <br> $1=$ Use zero cross |
| R7 <br> DAC2_CTRL1 <br> 07h | 7 | DAC2 <br> ZCEN |  |  |

Table 17 DAC Digital Volume Control

## SOFTMUTE

A soft mute can be applied to DAC1 and DAC2 independently.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R2 <br> DAC1_CTRL1 <br> 02h | 9 | DAC1_ <br> MUTE | 0 | DAC Softmute <br> $0=$ Normal operation <br> $1=$ Softmute applied |
| R7 <br> DAC2_CTRL1 <br> 07h | 9 | DAC2_ <br> MUTE | 0 |  |

Table 18 DAC Softmute Control


Figure 18 Application and Release of DAC Soft Mute
Figure 18 shows the applications and release of DAC soft mute whilst a full amplitude sinusoid is being played at 48 kHz sampling rate. When DACx_MUTE (lower trace) is asserted, the output (upper trace) of the appropriate DAC will decay exponentially from the DC level of the last input sample towards VMID2C with a time constant of approximately 64 input samples. When DACx_MUTE is de-asserted, the output will restart immediately from the current input sample.

DIGITAL MONOMIX CONTROL
Each DAC can be independently set to output a range of mono and stereo options. Each DAC output channel can output left channel data, right channel data or a mix of left and right channel data.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R2 } \\ \text { DAC1_CTRL1 } \\ \text { 02h } \end{gathered}$ | 11:10 | $\begin{aligned} & \text { DAC1_OP } \\ & \text { MUX[1:0] } \end{aligned}$ | 00 | DAC1 Digital Monomix <br> $00=$ Stereo (Normal Operation) <br> 01 = Mono (Left data to DAC1R) <br> $10=$ Mono (Right data to DAC1L) <br> 11 = Digital Monomix, ( $L+R$ )/2 |
| $\begin{gathered} \text { R7 } \\ \text { DAC2_CTRL1 } \\ \text { 07h } \end{gathered}$ | 11:10 | $\begin{aligned} & \text { DAC2_OP } \\ & \text { _MUX[1:0] } \end{aligned}$ | 00 | DAC2 Digital Monomix <br> $00=$ Stereo (Normal Operation) <br> 01 = Mono (Left data to DAC2R) <br> $10=$ Mono (Right data to DAC2L) <br> 11 = Digital Monomix, ( $L+R$ )/2 |

Table 19 Digital Monomix Control

## DE-EMPHASIS

A digital de-emphasis filter may be applied to the DAC outputs when the sampling frequency is 44.1 kHz . The de-emphasis filter for each DAC can be applied independently. The de-emphasis filter responses and error can be seen in Figure 60 De-Emphasis Frequency Response ( 32 kHz ) and Figure 61 De-Emphasis Error (32kHz).

Note: De-emphasis is not available when MCLK=192fs.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R2 | 6 | DAC1 | 0 | DAC1 De-emphasis <br> 0 = No de-emphasis <br> DAC1_CTRL1 <br> 02h Apply 44.1kHz de-emphasis |
| R7 | 6 | DEEMPH |  | 0 |
| DAC2_CTRL1 <br> 07h |  | DAC2 De-emphasis <br> 0 = No de-emphasis <br> 1 = Apply 44.1kHz de-emphasis |  |  |

Table 20 De-emphasis Control

## SIMULATANEOUS DAC1 AND DAC2 CONTROL

If the same settings are required to both DAC1 and DAC2, it is possible to have the register settings of DAC2 copy the register settings made to DAC1. To use this feature, the user must ensure that DAC2_COPY_DAC1 is set before writes are made to DAC1. Any writes then made to R2-6 are automatically made to R7-11.

## Example (When DAC2_COPY_DAC1=1):

REGISTER WRITE
R2 $=0 \times 0001$
R3 $=0 \times 0023$
$R 4=0 \times 0045$
$R 5=0 \times 0067$
$R 6=0 \times 0089$

ACTUAL REGISTER SETTING
$R 2=0 \times 0001 \& R 7=0 \times 0001$
$R 3=0 \times 0023 \& R 8=0 \times 0023$
$R 4=0 \times 0045 \& R 9=0 \times 0045$
$R 5=0 \times 0067 \& R 10=0 \times 0067$
$R 6=0 \times 0089 \& R 11=0 \times 0089$

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R12 | 1 | DAC2_ | 0 | DAC2 Configuration Control <br> ( $~=~ D A C 2 ~ s e t t i n g s ~ i n d e p e n d e n t ~ o f ~ D A C 1 ~$ |
| ENABLE |  |  |  |  |
| OBh |  |  |  |  |

Table 21 DAC2 Configuration Control

## ANALOGUE OUTPUT VOLUME CONTROL

## ANALOGUE VOLUME CONTROL

Each analogue output includes analogue volume control. Volume changes can be applied to each output immediately as they are written. Alternatively, all volume changes can be written, and then all volume changes can be applied simultaneously using the volume update feature.

Volume control includes optional zero cross functionality. When zero cross is enabled, volume changes are not applied until the output level crosses the DC level of the analogue channel (VMID). Zero cross helps to prevent pop and click noise when changing volume settings.

The zero cross function includes a timeout which forces volume changes if a zero cross event does not occur. The timeout period is a maximum of 278 ms .

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { R19 } \\ \text { PGA1L_VOL } \\ 13 \mathrm{~h} \end{gathered}$ | 7:0 | $\begin{aligned} & \hline \text { PGA1L_ } \\ & \text { VOL[7:0] } \end{aligned}$ | 00001100 | PGA Volume $\begin{aligned} & 00000000=+6 \mathrm{~dB} \\ & 00000001=+5.5 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 00001100=0 \mathrm{~dB} \end{aligned}$ $10011110=-73.5 \mathrm{~dB}$ <br> 10011111 = PGA Mute |
| $\begin{gathered} \hline \text { R20 } \\ \text { PGA1R_VOL } \\ 14 \mathrm{~h} \end{gathered}$ | 7:0 | $\begin{aligned} & \text { PGA1R_- } \\ & \text { VOL[7:0] } \end{aligned}$ |  |  |
| $\begin{gathered} \text { R21 } \\ \text { PGA2L_VOL } \\ 15 \mathrm{~h} \\ \hline \end{gathered}$ | 7:0 | $\begin{aligned} & \text { PGA2L__ } \\ & \text { VOL[7:0] } \end{aligned}$ |  |  |
| $\begin{gathered} \text { R22 } \\ \text { PGA2R_VOL } \\ 16 \mathrm{~h} \end{gathered}$ | 7:0 | $\begin{aligned} & \text { PGA2R_- } \\ & \text { VOL[7:0] } \end{aligned}$ |  |  |
| $\begin{gathered} \hline \text { R19 } \\ \text { PGA1L_VOL } \\ \text { 13h } \\ \hline \end{gathered}$ | 8 | $\begin{gathered} \hline \text { PGA1L_ } \\ \text { VU } \end{gathered}$ | 0 | PGA Volume Update <br> $0=$ Latch corresponding volume setting into Register Map but do not update volume 1 = Latch corresponding volume setting into Register Map and update all channels simultaneously |
| $\begin{gathered} \text { R20 } \\ \text { PGA1R_VOL } \\ 14 \mathrm{~h} \end{gathered}$ | 8 | $\begin{gathered} \text { PGA1R_ } \\ \text { VU } \end{gathered}$ |  |  |
| $\begin{gathered} \text { R21 } \\ \text { PGA2L_VOL } \\ 15 \mathrm{~h} \end{gathered}$ | 8 | $\begin{gathered} \text { PGA2L_ } \\ \text { VU } \end{gathered}$ |  |  |
| $\begin{gathered} \text { R22 } \\ \text { PGA2R_VOL } \\ 16 \mathrm{~h} \end{gathered}$ | 8 | $\begin{gathered} \hline \text { PGA2R_ } \\ \text { VU } \end{gathered}$ |  |  |
| $\begin{gathered} \text { R25 } \\ \text { PGA_CTRL1 } \\ \text { 19h } \end{gathered}$ | 2 | $\begin{gathered} \hline \text { PGA1L_ } \\ \text { ZC } \end{gathered}$ | 0 | PGA Gain Zero Cross Enable <br> $0=$ PGA gain updates occur immediately <br> 1 = PGA gain updates occur on zero cross |
|  | 3 | $\begin{gathered} \text { PGA1R_ } \\ \text { ZC } \end{gathered}$ |  |  |
|  | 4 | $\begin{gathered} \text { PGA2L_ } \\ \text { ZC } \end{gathered}$ |  |  |
|  | 5 | $\begin{gathered} \hline \text { PGA2R_ } \\ \text { ZC } \end{gathered}$ |  |  |

Table 22 Analogue Volume Control

## VOLUME RAMP

Analogue volume can be adjusted by step change or by soft ramp. The ramp rate is dependent upon the sampling rate. The sampling rate upon which the volume ramp rate is based can be selected between the DAC sampling rate or the ADC sampling rate in either slave mode or master mode. The ramp rates for common audio sample rates are shown in Table 23:

| SAMPLE RATE FOR PGA (kHz) | DIVIDE BY | PGA RAMP RATE <br> (ms/dB) |
| :---: | :---: | :---: |
| 32 | 8 | 0.50 |
| 44.1 | 8 | 0.36 |
| 48 | 8 | 0.33 |
| 88.2 | 16 | 0.36 |
| 96 | 16 | 0.33 |
| 176.4 | 32 | 0.36 |
| 192 | 32 | 0.33 |

Table 23 Analogue Volume Ramp Rate

For example, when using a sample rate of 48 kHz , the time taken for a volume change from and initial setting of 0 dB to -20 dB is calculated as follows:

Volume Change $(\mathrm{dB}) \times$ PGA Ramp Rate $(\mathrm{ms} / \mathrm{dB})=20 \times 0.33=6.6 \mathrm{~ms}$
When changing from one PGA ramp clock source to another, it is recommended that PGA_SAFE_SW is set to 0 . This forces the clock switch over to occur at a point where all relevant clock signals are zero, ensuring glitch-free operation. This process can take up to 32 left/right clock cycles.

If a faster change in PGA ramp rate clock source is required, PGA_FORCE can be set to 1 . This forces the change in clock source to occur immediately regardless of the state of the relevant clock signals internally. Glitch-free operation is not guaranteed under these conditions. PGA_FORCE must be set back to 0 to initialise the timing circuits with the new clock.

If the volume ramp function is not required when increasing or decreasing volume, this block can be bypassed by setting ATTACK_BYPASS or DECAY_BYPASS to 1. Figure 19 shows the effect of these register settings:


Figure 19 ATTACK_BYPASS and DECAY_BYPASS Functionality

Note: When ATTACK_BYPASS=1 or DECAY_BYPASS=1, it is recommended that the zero cross function for the PGA is used to eliminate click noise when changing volume settings.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R25 } \\ \text { PGA_CTRL1 } \\ \text { 19h } \end{gathered}$ | 0 | DECAY BYPASS | 0 | PGA Gain Decay Mode <br> $0=$ PGA gain will ramp down <br> 1 = PGA gain will step down |
|  | 1 | ATTACK_ BYPASS | 0 | PGA Gain Attack Mode <br> $0=$ PGA gain will ramp up <br> 1 = PGA gain will step up |
| $\begin{gathered} \text { R27 } \\ \text { ADD_CTRL1 } \\ \text { 1Bh } \end{gathered}$ | 6:4 | $\begin{aligned} & \text { PGA_- } \\ & \text { SR[2:0] } \end{aligned}$ | 001 | Sample Rate for PGA $\begin{aligned} & 000=32 \mathrm{kHz} \\ & 001=44.1 \mathrm{kHz} \\ & 010=48 \mathrm{kHz} \\ & 011=88.2 \mathrm{kHz} \\ & 100=96 \mathrm{kHz} \\ & 101=176.4 \mathrm{kHz} \\ & 11 \mathrm{X}=192 \mathrm{kHz} \end{aligned}$ <br> See Table 23 for further information on PGA sample rate versus volume ramp rate. |
| $\begin{gathered} \text { R36 } \\ \text { PGA_CTRL3 } \\ 24 \mathrm{~h} \end{gathered}$ | 3:1 | $\begin{gathered} \text { PGA_- } \\ \text { SEL[2:0] } \end{gathered}$ | 000 | PGA Ramp Control Clock Source $\begin{aligned} & 000=\text { LRCLK1 } \\ & 001=\text { LRCLK2 } \end{aligned}$ <br> 010 to $110=$ Reserved <br> 111 = ADCLRCLK (when ADC is being used in master mode) |
|  | 10 | PGA_UPD | 0 | PGA Ramp Control Clock Source Mux Update <br> 0 = Do not update PGA clock source <br> 1 = Update clock source |

Table 24 Analogue Volume Ramp Control

## ANALOGUE MUTE CONTROL

The analogue PGAs can be muted independently and are muted by default. Alternatively, all mute bits can be set using a master mute bit, MUTE_ALL.

Setting one of these mute bits is equivalent to setting the relevant PGAxx_VOL[7:0] register bits to mute as defined in Table 22.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R26 } \\ \text { PGA_CTRL2 } \\ \text { 1Ah } \end{gathered}$ | 0 | MUTE_ <br> ALL | 0 | Master PGA Mute Control $\begin{aligned} & 0=\text { Unmute all PGAs } \\ & 1=\text { Mute all PGAs } \end{aligned}$ |
|  | 1 | PGA1L_ <br> MUTE | 1 | Individual PGA Mute Control $0=$ Unmute PGA |
|  | 2 | PGA1R_ <br> MUTE | 1 | 1 = Mute PGA |
|  | 3 | PGA2L_ <br> MUTE | 1 |  |
|  | 4 | $\begin{gathered} \hline \text { PGA2R_ } \\ \text { MUTE } \end{gathered}$ | 1 |  |

Table 25 Analogue Mute Control
PGA ENABLE CONTROL
The PGAs are enabled using PGAxx_EN bits as described in Table 26

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT |  |
| :---: | :---: | :---: | :---: | :---: |
| R31 <br> INPUT_CTRL4 <br> 1Fh | 0 | PGA1L_ <br> EN | 0 | DESCRIPTION |
|  | 1 | PGA1R_ <br> EN |  | PGA Enable Controls <br> $0=$ PGA disabled <br> $1=$ PGA enabled |
|  | 2 | PGA2L_ <br> EN |  |  |
|  | 3 | PGA2R_ <br> EN |  |  |
|  |  |  |  |  |

Table 26 PGA Enable Control

The WM8595 features a stereo 24 -bit sigma-delta ADC, digital volume control with zero cross, a selectable high pass filter to remove DC offsets, and support for both master and slave clocking modes.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R13 <br> ADC_CTRL1 <br> ODh | 6 | ADC_EN | 0 | ADC Enable <br> $0=$ ADC disabled <br> $1=$ ADC enabled |

## Table 27 ADC Enable Control

## ADC INPUT SELECTOR CONTROL

The ADC input switch can be configured to allow any combination of two inputs to be input to the ADC. Each input switch channel can be controlled independently.

The input switch also includes PGAs to provide a range of analogue gain settings between 0 dB and +12 dB prior to the ADC. These PGAs can be enabled and disabled independently.


Figure 20 ADC Input Selector Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R30 <br> INPUT_CTRL1 <br> 1Eh | $3: 0$ $7: 4$ | $\begin{aligned} & \mathrm{ADCL}_{-} \\ & \mathrm{SEL[3:0]} \\ & \hline \text { ADCR_} \\ & \text { SEL[4:0] } \end{aligned}$ | 0000 1000 | ADC Input Select $\begin{aligned} & 0000=\text { IN1L } \\ & 0001=\text { IN2L } \\ & 0010=\text { IN3L } \\ & 0011=\text { IN4L } \\ & 0100=\text { IN5L } \\ & 0101=\text { IN6L } \\ & 0110=\text { Reserved } \\ & 0111=\text { Reserved } \\ & 1000=\text { IN1R } \\ & 1001=\text { IN2R } \\ & 1010=\text { IN3R } \\ & 1011=\text { IN4R } \\ & 1100=\text { IN5R } \\ & 1101=\text { IN6R } \\ & 1110=\text { Reserved } \\ & 1111=\text { Reserved } \end{aligned}$ |
|  | 9:8 | ADC_AMP _VOL[1:0] | 10 | ADC Amplifier Gain Control $\begin{aligned} & 00=0 \mathrm{~dB} \\ & 01=+3 \mathrm{~dB} \\ & 10=+6 \mathrm{~dB} \\ & 11=+12 \mathrm{~dB} \end{aligned}$ |
|  | 10 | $\begin{gathered} \text { ADC_- } \\ \text { SWITCH_ } \\ \text { EN } \end{gathered}$ | 0 | ADC Input Switch Control <br> 0 = ADC input switches open <br> 1 = ADC input switches closed |
| $\begin{gathered} \text { R31 } \\ \text { INPUT_CTRL2 } \\ \text { 1Fh } \end{gathered}$ | 6 | $\begin{gathered} \text { ADCL_ } \\ \text { AMP_EN } \end{gathered}$ | 0 | ADC Input Amplifier Enable Controls <br> 0 = Amplifier disabled <br> 1 = Amplifier enabled |
|  | 7 | $\begin{gathered} \hline \text { ADCR_ } \\ \text { AMP_EN } \end{gathered}$ | 0 |  |

Table 28 ADC Input Switch Control

## DIGITAL VOLUME CONTROL

The ADC digital volume can be adjusted between +30 dB and -97 dB in 0.5 dB steps. Left and right channels can be controlled independently. Volume changes can be applied immediately to each channel, or volume changes can be written to both channels before writing to an update bit in order to change the volume in both channels simultaneously.

Volume control includes optional zero cross functionality. When zero cross is enabled, volume changes are not applied until the output level crosses the DC level of the ADC output. Zero cross helps to prevent pop and click noise when changing volume settings.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{R} 16 \\ \text { ADCL_VOL } \\ \text { 10h } \end{gathered}$ | 7:0 | $\begin{gathered} \text { ADCL } \\ \text { _VOL[7:0] } \end{gathered}$ | 11000011 | ADC Digital Volume $\begin{aligned} & 00000000=\text { Digital mute } \\ & 00000001=-97 \mathrm{~dB} \end{aligned}$ |
| $\begin{gathered} \hline \text { R17 } \\ \text { ADCR_VOL } \\ 11 \mathrm{~h} \end{gathered}$ | 7:0 | $\begin{gathered} \text { ADCR } \\ \text { _VOL[7:0] } \end{gathered}$ | 11000011 | $\begin{aligned} & 00000010=-96.5 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11000011=0 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11111110=+29.5 \mathrm{~dB} \\ & 11111111=+30 \mathrm{~dB} \end{aligned}$ |
| $\begin{gathered} \mathrm{R} 16 \\ \text { ADCL_VOL } \\ \text { 10h } \end{gathered}$ | 8 | ADCL_VU | 0 | ADC Digital Volume Update <br> $0=$ Latch ADC volume setting into Register Map but do not update volume |
| $\begin{gathered} \text { R17 } \\ \text { ADCR_VOL } \\ 11 \mathrm{~h} \end{gathered}$ | 8 | ADCR_VU | 0 | 1 = Latch ADC volume setting into Register Map and update left and right channels simultaneously |
| R13 ADC_CTRL1 ODh | 13 | $\begin{gathered} \text { ADC_ZC_ } \\ \text { EN } \end{gathered}$ | 1 | ADC Digital Volume Control Zero Cross Enable <br> 0 = Do not use zero cross, change volume instantly <br> 1 = Use zero cross, change volume when data crosses zero |

Table 29 ADC Digital Volume Control

CHANNEL SWAP AND INVERSION
The WM8595 ADC input channels can be inverted and swapped in a number of ways to provide maximum flexibility of input path to the ADC. The default configuration provides stereo output data with the left and right channel data in the left and right channels. It is possible to swap the left and right channels, invert them independently, or select the same data from both channels.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R13ADC_CTRL1ODh | 7 | ADC_ <br> LRSWAP | 0 | ADC Left/Right Swap <br> 0 = Normal <br> 1 = Swap left channel data into right channel and vice-versa |
|  | 8 | $\begin{gathered} \text { ADCR_ } \\ \text { INV } \end{gathered}$ | 0 | ADCL and ADCR Output Signal Inversion $0=$ Output not inverted |
|  | 9 | $\begin{gathered} \text { ADCL_ } \\ \text { INV } \end{gathered}$ | 0 | 1 = Output inverted |
|  | 11:10 | $\begin{gathered} \text { ADC_- } \\ \text { DATA_- } \\ \text { SEL[1:0] } \end{gathered}$ | 00 | ADC Data Output Select <br> $00=$ left data from $A D C L$, right data from ADCR <br> 01 = left data from $A D C L$, right data from ADCL <br> $10=$ left data from ADCR, right data from ADCR <br> 11 = left data from ADCR, right data from ADCL |

Table 30 ADC Channel Swap Control

## HIGH PASS FILTER

The WM8595 includes a high pass filter to remove DC offsets. The high pass filter response is shown on page 77. It is possible to disable the high pass filter by writing to ADC_HPD.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R13 <br> ADC_CTRL1 <br> 0Dh | 12 | ADC_HPD | 0 | ADC High Pass Filter Disable <br> $0=$ High pass filter enabled <br> $1=$ High pass filter disabled |

Table 31 High Pass Filter Disable Control

## DIGITAL ROUTING CONTROL

The WM8595 includes a highly flexible digital routing multiplexer, allowing independent systems to be directly connected to the WM8595 without the need for glue logic. The WM8595 consists of two digital audio 'ports', each with four pins, which can be configured to connect to any of the three internal WM8595 systems (ADC, DAC1 or DAC2) or to any other digital audio ports. An additional ADC data pin and two GPIO pins are available as auxiliary bidirectional data pins. A simplified block diagram of the digital routing is shown in Figure 21:


Figure 21 Digital Routing Block Diagram
The default configuration of the clocking is as shown in Figure 22 below. It is expected that this configuration will satisfy the majority of the use cases for the WM8595, but if it doesn't it is possible to route the signals differently. See the following pages for details of this setup.


Figure 22 Default Clocking Configuration

DIGITAL AUDIO PORT PIN CONFIGURATION
The MCLK1 pin is defined as an input or an output using MCLK1_SEL[2:0]. The BCLK1 and LRCLK1 pins are always defined as inputs or outputs together using WORDCLK1_SEL[2:0]. DACDAT1 is always an input.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R37 } \\ \text { AIF_MUX1 } \\ 25 h \end{gathered}$ | 3:1 | $\begin{aligned} & \text { MCLK1_ } \\ & \text { SEL[2:0] } \end{aligned}$ | 000 | MCLK1 Pin Function Select <br> 000 = Input to WM8595 <br> 001 = Output MCLK2 <br> 010 to 111 = Reserved |
|  | 6:4 | WORD CLK1_ SEL[2:0] | 000 | BCLK1 and LRCLK1 Pins Function Select <br> 000 = Inputs to WM8595 <br> 001 = Output BCLK2 and LRCLK2 <br> 010 to 110 = Reserved <br> 111 = Output ADCBCLK and ADCBCLK <br> (when ADC is master mode) |

Table 32 Digital Audio Port 1 Pin Configuration

The MCLK2 pin is defined as an input or an output using MCLK2_SEL[2:0]. The BCLK2 and LRCLK2 pins are always defined as inputs or outputs together using WORDCLK2_SEL[2:0]. DACDAT2 is always an input.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R38 } \\ \text { AIF_MUX2 } \\ 26 h \end{gathered}$ | 3:1 | $\begin{aligned} & \text { MCLK2_ } \\ & \text { SEL[2:0] } \end{aligned}$ | 001 | MCLK2 Pin Function Select <br> 000 = Output MCLK1 <br> 001 = Input to WM8595 <br> 010 to 111 = Reserved |
|  | 6:4 | $\begin{aligned} & \hline \text { WORD } \\ & \text { CLK2_- } \\ & \text { SEL[2:0] } \end{aligned}$ | 001 | BCLK2 and LRCLK2 Pins Function Select <br> $000=$ Output BCLK1 and LRCLK1 <br> 001 = Inputs to WM8595 <br> 010 to 110 = Reserved <br> 111 = Output ADCBCLK and ADCBCLK <br> (when ADC is master mode) |

Table 33 Digital Audio Port 2 Pin Configuration

## ADC AUDIO INTERFACE CLOCK CONFIGURATION

The WM8595 ADC has an independent audio interface which can be configured to select the required signals from any of the digital audio ports. The audio interface is not restricted to take each signal from the same digital audio port, although the BCLK and LRCLK signals are selected together.

The MCLK is always an input to the ADC audio interface is selected using ADCMCLK_SEL[2:0]. The BCLK and LRCLK are always selected together, and can be either an input to the ADC audio interface (when the ADC is in slave mode) or an output from the ADC audio interface (when the ADC is in master mode). BCLK and LRCLK are selected using ADCWORDCLK_SEL[2:0].

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R44 } \\ \text { AIF_MUX5 } \\ 2 \mathrm{Ch} \end{gathered}$ | 3:1 | $\begin{gathered} \text { ADC } \\ \text { MCLK_- } \\ \text { SEL[2:0] } \end{gathered}$ | 000 | ADCMCLK Select <br> 000 = Use MCLK1 <br> 001 = Use MCLK2 <br> 010 to 111 = Reserved |
|  | 6:4 | $\begin{gathered} \text { ADC } \\ \text { WORD } \\ \text { CLK_- } \\ \text { SEL[2:0] } \end{gathered}$ | 000 | ADC BCLK and LRCLK Select <br> $000=$ Use BCLK1 and LRCLK1 <br> 001 = Use BCLK2 and LRCLK2 <br> 010 to $110=$ Reserved <br> 111 = Output ADCBCLK and ADCBCLK <br> (when ADC is master mode) |

Table 34 ADC Audio Interface Clock Configuration

## DAC1 AND DAC2 AUDIO INTERFACE CLOCK CONFIGURATION

Both DACs on the WM8595 have independent audio interfaces which can be configured to select the required signals from any of the digital audio ports. The audio interfaces are not restricted to take each signal from the same digital audio ports, although the BCLK and LRCLK signals are selected together.

DAC1MCLK and DAC2MCLK are always inputs to the DAC1 and DAC2 audio interfaces and are selected using DAC1MCLK_SEL[2:0] and DAC2MCLK_SEL[2:0] respectively.

DAC1BCLK and DAC1LRCLK are always selected together and can are inputs to the DAC1 audio interface. DAC2BCLK and DAC2LRCLK are always selected together and are inputs to the DAC2 audio interface. DAC1BCLK and DAC1LRCLK are selected using DAC1WORDCLK_SEL[2:0], while DAC2BCLK and DAC2LRCLK are selected using DAC2WORDCLK_SEL[2:0].

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R42 } \\ \text { AIF_MUX3 } \\ 2 \text { Ah } \end{gathered}$ | 3:1 | $\begin{aligned} & \text { DAC1 } \\ & \text { MCLK_ } \\ & \text { SEL[2:0] } \end{aligned}$ | 000 | DAC1 MCLK Select <br> 000 = Use MCLK1 <br> 001 = Use MCLK2 <br> 010 to 111 = Reserved |
| $\begin{gathered} \text { R43 } \\ \text { AIF_MUX4 } \\ \text { 2Bh } \end{gathered}$ |  | $\begin{gathered} \hline \text { DAC2 } \\ \text { MCLK_ } \\ \text { SEL[2:0] } \end{gathered}$ | 001 | DAC2 MCLK Select <br> 000 = Use MCLK1 <br> 001 = Use MCLK2 <br> 010 to 111 = Reserved |
| $\begin{gathered} \text { R42 } \\ \text { AIF_MUX3 } \\ 2 \text { Ah } \end{gathered}$ | 6:4 | $\begin{gathered} \text { DAC1 } \\ \text { WORD } \\ \text { CLK_- } \\ \text { SEL[2:0] } \end{gathered}$ | 000 | DAC1 BCLK and DAC LRCLK Select <br> $000=$ Use BCLK1 and LRCLK1 <br> 001 = Use BCLK2 and LRCLK2 <br> 010 to 110 = Reserved <br> 111 = Use ADCBCLK and ADCBCLK (when <br> ADC is master mode) |
| $\begin{gathered} \text { R43 } \\ \text { AIF_MUX4 } \\ \text { 2Bh } \end{gathered}$ |  | $\begin{gathered} \text { DAC2 } \\ \text { WORD } \\ \text { CLK_- } \\ \text { SEL[2:0] } \end{gathered}$ | 001 | DAC2 BCLK and DAC LRCLK Select <br> $000=$ Use BCLK1 and LRCLK1 <br> 001 = Use BCLK2 and LRCLK2 <br> 010 to 110 = Reserved <br> 111 = Use ADCBCLK and ADCBCLK (when <br> ADC is master mode) |
| $\begin{gathered} \text { R42 } \\ \text { AIF_MUX3 } \\ 2 \text { Ah } \end{gathered}$ | 9:7 | $\begin{gathered} \hline \text { DAC1 } \\ \text { DIN_ } \\ \text { SEL[2:0] } \end{gathered}$ | 000 | DAC1 DIN Select <br> 000 = Use DACDAT1 <br> 001 = Use DACDAT2 <br> 010 to $100=$ Reserved <br> 101 = Use GPIO1 <br> 110 = Use GPIO2 <br> 111 = Reserved |
| $\begin{gathered} \text { R43 } \\ \text { AIF_MUX4 } \\ \text { 2Bh } \end{gathered}$ | 9:7 | $\begin{gathered} \text { DAC2 } \\ \text { DIN_ } \\ \text { SEL[2:0] } \end{gathered}$ | 001 | DAC2 DIN Select <br> 000 = Use DACDAT1 <br> 001 = Use DACDAT2 <br> 010 to 100 = Reserved <br> 101 = Use GPIO1 <br> 110 = Use GPIO2 <br> 111 = Reserved |

Table 35 DAC1 and DAC2 Audio Interface Clock Configuration

USING GPIO PINS AS ADDITIONAL DATA PINS
There are two GPIO pins, GPIO1 and GPIO2, which can be used as additional pins to connect to external devices. GPIO1 is controlled by GPIO1_SEL[2:0] and GPIO2 by GPIO2_SEL[2:0].

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R45 <br> AIF_MUX9 <br> 2Dh | $3: 1$ | GPIO1_ | 101 | GPIO1 Pin Function Select <br>  |
|  |  |  |  | $000=$ Source DACDAT1 |
|  |  |  |  | $01=$ Source DACDAT2 |
|  |  |  |  | $010=$ Source ADCDAT |
|  |  |  |  |  |
|  |  |  |  | 11 to $100=$ Reserved |
|  |  |  | $110=$ Source GPIO2 |  |
|  |  |  | $111=$ Source ADC Data Output |  |

Table 36 GPIO1 Audio Interface Mux Configuration

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R46 | $3: 1$ | GPIO2_ | 000 | GPIO2 Pin Function Select <br> AIF_MUX10 <br> 2Eh |
|  |  | SEL[2:0] |  | 000 = Source DACDAT1 |
|  |  |  | 001 = Source DACDAT2 |  |
|  |  |  |  |  |
|  |  |  | $010=$ Source ADCDAT |  |
|  |  |  | 101 to 100 = Seserved |  |
|  |  |  | $110=$ Input to WM8595 |  |
|  |  |  | $111=$ Source ADC Data Output |  |

Table 37 GPIO2 Audio Interface Mux Configuration

## UPDATE FUNCTION

To prevent clock contention issues during setup of the digital audio interface mux, an update system has been implemented. This allows the registers to be configured as required and the update to be applied with the last register write synchronise the configuration of the digital audio mux. An update can be generated using any of the update bits shown in Table 38.

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R37 } \\ \text { AIF_MUX1 } \\ 25 h \end{gathered}$ | 10 | PORT1_ UPD | 0 | Update <br> $0=$ Latch corresponding settings into Register Map but do not update |
| $\begin{gathered} \text { R38 } \\ \text { AIF_MUX2 } \\ 26 h \end{gathered}$ | 10 | $\begin{gathered} \text { PORT2_ } \\ \text { UPD } \end{gathered}$ |  | 1 = Latch corresponding settings into Register Map and update all simultaneously |
| $\begin{gathered} \text { R42 } \\ \text { AIF_MUX3 } \\ 2 \text { Ah } \end{gathered}$ | 10 | DAC1_ UPD |  |  |
| $\begin{gathered} \text { R43 } \\ \text { AIF_MUX4 } \\ \text { 2Bh } \end{gathered}$ | 10 | $\begin{gathered} \text { DAC2_ } \\ \text { UPD } \end{gathered}$ |  |  |
| $\begin{gathered} \text { R44 } \\ \text { AIF_MUX5 } \\ 2 \mathrm{Ch} \end{gathered}$ | 10 | $\begin{aligned} & \text { ADC_ } \\ & \text { UPD } \end{aligned}$ |  |  |
| $\begin{gathered} \text { R45 } \\ \text { AIF_MUX6 } \\ \text { 2Dh } \end{gathered}$ | 10 | GPIO1_ UPD |  |  |
| $\begin{gathered} \text { R46 } \\ \text { AIF_MUX7 } \\ \text { 2Eh } \end{gathered}$ | 10 | GPIO2_ <br> UPD |  |  |

Table 38 Audio Interface Mux Update Bits

## POP AND CLICK PERFORMANCE

The WM8595 includes a number of features designed to minimise pops and clicks in various phases of operation including power up, power down, changing analogue paths and starting/stopping clocks. In order to ensure optimum performance, the following sequences should be followed.

## POWERUP SEQUENCE

1. Apply power to the WM8595 (see Power On Reset).
2. Set-up initial internal biases:

- SOFT_ST=1
- FAST_EN=1
- $\quad$ POBCTRL=1
- BUFIO_EN=1

3. Enable output drivers to allow the AC coupling capacitors at the output stage to be precharged to VMID2C:

- VOUTxL_EN=1
- VOUTxR_EN=1

4. Enable VMID2C. Highest resistance string selected here for optimum pop reduction:

- VMID_SEL=10

5. Wait until VMID2C has fully charged. The time is dependent on the capacitor values used to AC-couple the outputs and to decouple VMID2C, and the VMID_SEL value chosen. An approximate delay of $6 x$ RCms can be used, where R is the VMID2C resistance (between AVDD1 and VMID2C) and $C$ is the decoupling capacitor on VMID2C, although this time should be determined by the customer using the exact application configuration for best results.

- Insert delay

6. Enable the master bias and VMID2C buffer:

- BIAS_EN=1

7. Switch the output drivers to use the master bias instead of the power up (fast) bias:

- $P O B C T R L=0$

8. Enable all functions (DACs, ADC, PGAs) required for use. Outputs are muted by default so the write order is not important.
9. Unmute the PGAs and switch VMID2C resistance to mid setting for normal operation:

- PGAxL_MUTE=0
- PGAxR_MUTE=0
- VMID_SEL=01


## POWERDOWN SEQUENCE

1. Mute all PGAs:

- MUTE_ALL=1

2. Set up biases for power down mode:

- FAST_EN=1
- VMID_SEL=01
- BIAS_EN=1
- BUFIO_EN=1
- VMIDTOG=0
- SOFT_ST=1

3. Switch outputs to use fast bias instead of master bias:

- $\quad$ POBCTRL=1

4. Power down all WM8595 functions (ADC, DACs, PGAs etc.). The outputs are muted so the write order is not important.
5. Power down VMID to allow the analogue outputs to ramp gently to ground in a pop-free manner.

- VMID_SEL=00

6. Wait until VMID2C has fully discharged. The time taken depends on system capacitance and should be evaluated by the customer in their application.

- Insert delay

7. Clamp outputs to ground.

- APE_B=0

8. Power down outputs.

- VOUTxL_EN=0
- VOUTxR_EN=0

9. Disable remaining bias control bits.

- FAST_EN=0
- POBCTRL=0
- BIAS_EN=0

Power supplies can now be safely removed from the WM8595 if desired.

Table 39 describes the various bias control bits for power up/down control:

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { R35 } \\ \text { BIAS } \\ 23 \mathrm{~h} \end{gathered}$ | 0 | POBCTRL | 0 | Bias Source for Output Amplifiers <br> 0 = Output amplifiers use master bias <br> 1 = Output amplifiers use fast bias |
|  | 1 | VMIDTOG | 0 | VMID Power Down Characteristic $\begin{aligned} & 0=\text { Slow ramp } \\ & 1=\text { Fast ramp } \end{aligned}$ |
|  | 2 | FAST_EN | 0 | Fast Bias Enable <br> 0 = Fast bias disabled <br> 1 = Fast bias enabled |
|  | 3 | BUFIO_ EN | 0 | VMID Buffer Enable $\begin{aligned} & 0=\text { VMID Buffer disabled } \\ & 1=\text { VMID Buffer enabled } \end{aligned}$ |
|  | 4 | SOFT_ST | 1 | VMID Soft Ramp Enable <br> $0=$ Soft ramp disabled <br> 1 = Soft ramp enabled |
|  | 5 | BIAS_EN | 0 | Master Bias Enable <br> $0=$ Master bias disabled <br> 1 = Master bias enabled <br> Also powers down VMID1C |
|  | 7:6 | $\begin{aligned} & \text { VMID_ } \\ & \text { SEL[1:0] } \end{aligned}$ | 00 | VMID Resistor String Value Selection (VMID2C only) $\begin{aligned} & 00=\text { off (no VMID) } \\ & 01=38 \mathrm{k} \\ & 10=127 \mathrm{k} \\ & 11=12.5 \mathrm{k} \end{aligned}$ <br> The selection is the total resistance of the string from VREF2VDD to VREF2GND. The VMID1C resistance is fixed at $200 \mathrm{k} \Omega$. |

Table 39 Bias Control

## GLOBAL ENABLE CONTROL

The WM8595 includes a number of enable and disable mechanisms to allow the device to be powered on and off in a pop-free manner. A global enable control bit enables the ADC, DAC and analogue paths.

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R12 <br> ENABLE <br> 0Ch | 0 | GLOBAL_ <br> EN | 0 | Device Global Enable <br> $0=$ ADC, DAC and PGA ramp control <br> circuitry disabled <br> $1=$ ADC, DAC and PGA ramp control <br> circuitry enabled |

Table 40 Global Enable Control

## EMERGENCY POWER DOWN

In the event of sudden power failure in a system, or any other emergency condition, the SHUTDOVN pin may be used to power the device down from any state in a controlled manner. This may be useful in a system where there is no guarantee the power supplies will be available long enough to complete the recommended power down sequence using software writes.

When the SHUTDOWN is pulled low, the device will mute and then power down the outputs quietly. If the WM8595 is still receiving clocks, the outputs will be softmuted. If the clocks have stopped, the outputs will be muted immediately. Figure 23 shows the operation of SHUTDOVN and the effect on the outputs of the device:

SHUTDOWN


Figure 23 SHUTDOWN Operation
It is expected that power is removed from the device before the device is used again, forcing the device to be reset via the POR. If this is not the case, the device must be manually reset by the customer (either by a software or hardware reset) once the SHUTDOVN is pulled high again.

| 2000×0 | 0 |  | ［0：z77］s ${ }^{\text {zold }}$ |  | 0 | 0 | 0 | 0 | 0 | 0 | Odn＂ zold | 0 | 0 | 0 | 0 | 0 |  | ${ }^{3 Z}$ | $9{ }^{9+}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V000×0 | 0 |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | OdnToldo | 0 | 0 | 0 | 0 | 0 | $9 \times$ ¢W ${ }^{ - \pm 17}$ | az | st |
| 0000×0 | 0 |  |  |  | ［0：z］ |  | Moav | 0 | 0 | 0 | Odn－oav | 0 | 0 | 0 | 0 | 0 | $9 \times$ ¢ ${ }^{-}$－ | วz | $t$ |
| 2600×0 | 0 |  |  |  | ［0：z］ |  | zova |  |  |  | Odn｀zวva | 0 | 0 | 0 | 0 | 0 | t×กW－̇IV | gz | ${ }^{\text {¢ }}$ |
| 0000×0 | 0 |  |  |  | ［0：z］ | эs＝хтоачом | Nova |  | ：z779s－NIarot |  | OanTova | 0 | 0 | 0 | 0 | 0 |  | ＊z | てt |
| ${ }^{2600 \times 0}$ | 0 |  |  |  |  |  | OM | 0 | 0 | 0 | OdnzıyOd | 0 | 0 | 0 | 0 | 0 | 2xกW－${ }^{\text {alv }}$ | 92 | $8 \varepsilon$ |
| 0000×0 | 0 |  |  |  |  |  | о | 0 | 0 | 0 | Odn｀โıYOd | 0 | 0 | 0 | 0 | 0 |  | 92 | $\angle \varepsilon$ |
| $2000 \times 0$ | 0 |  | ［0：z7］s ${ }^{-1} \mathrm{VOd}$ |  | 0 | 0 | 0 | 0 | 0 | 0 | Oan ${ }^{-} \mathrm{VOd}$ | 0 |  | 0 | 0 | 0 | غาษ1つ－Vロd | ャ2 | $9 \varepsilon$ |
| 0， $00 \times 0$ | т 71080 d | solalw＾ | $\mathrm{Na}^{+15 \forall}$ | NヨO1̇n¢ | $15^{-1+30 s}$ | $\mathrm{Na}{ }^{\text {¢ }}$ | ［0：4］${ }^{\text {as }}$ | －aiw＾ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | StIa | हz | ¢ $\varepsilon$ |
| 0ヶ00×0 | 141－7ıno＾ | ｜141－ylıกกへ | 1417zıก0＾ | ｜ 11 －y ${ }^{\text {a }}$ | 0 | 0 | 9 $\ddagger ⿰ d \square$ |  | NaªlıIno＾ | Na7zıก0＾ | Nayzıno＾ | 0 | 0 | 0 | 0 | 0 | 7タıつ＂ındıno | zz | $\downarrow \varepsilon$ |
| 0000×0 | $\mathrm{Na}^{-7 \mathrm{l}} \mathrm{VOd}$ | Na －घ1VOd | Na7zVOd | $\mathrm{Na}^{-} \mathrm{yzVOd}$ | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | て7タ10ındN1 | $\pm$ | $1 \varepsilon$ |
| 0800×0 |  |  |  |  |  |  |  |  |  |  | घ＂ноцмs＂об | 0 | 0 | 0 | 0 | 0 | เาษเつ｀ıกdN｜ | 카 | ${ }^{0}$ |
| $8{ }^{8} 00 \times 0$ | 0 | 0 | 0 | ON1－Oın ${ }^{\text {a }}$ | ［0：z］ys ${ }^{-}$vod |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nヨ ${ }^{\text {a }}$ | al | $\angle 2$ |
| ${ }^{3} 200 \times 0$ | 7ージヨロกW | ヨınw－7tVOd | ヨinw－ulvod | シın w－7zVOd | 31nW－yzvod | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | ${ }^{*}$ | 92 |
| 0000×0 | StdA日 ${ }^{\text {－}}$－${ }^{\text {a }}$ |  | Oz－7 ${ }^{-1}$ | Oz－ylvod |  | Jz－yzvod | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | ${ }^{6}$ | ${ }^{\text {sz }}$ |
| 2000×0 |  |  |  |  |  |  |  |  | n＾＾yzヤワd | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 9 | ${ }^{2 z}$ |
| 2000×0 | ［0：2770＾＾7ZVOd |  |  |  |  |  |  |  | ก＾＾7z ${ }^{\text {¢ }}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾7zヤ9d | Sb | 12 |
| 2000×0 | ［0：Zh70＾＾－ulvod |  |  |  |  |  |  |  | ก＾＾－ulVOd | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾－\＃bvod | ${ }^{+}$ | 02 |
| 2000×0 |  |  |  |  |  |  |  |  | ก＾＾7ทVOd | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾77ヤOd | \＆ | ${ }^{6}$ |
| عכ00×0 | ［0：27\％＾＾＾yoav |  |  |  |  |  |  |  | ก＾＾४ว๐も | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾＂yวay | ＂ | 4 |
| ع $200 \times 0$ | 10：L170＾＾70ロ＊ |  |  |  |  |  |  |  | ก＾＾700＊ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾700 | 0 | 9 |
| 0000×0 | पlsw｀oav |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | عาษเつ｀วロษ | $\pm 0$ | Sb |
| 0000×0 | ［0：z］as＝0ab |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | ${ }^{\text {0 }}$ | \＃ |
| $\forall 002 \times 0$ |  |  | ［0：17M ${ }^{\text {－}}$ |  | dog｀0a＊ | der＂oav | Na｀oav | dVMşlo ${ }^{\text {a }}$ |  | ＾N1＂70ロ | ［0：17］${ }^{\text {¢ }}$ | Oov | OdH ${ }^{\text {－}}$－ | $\mathrm{Na}{ }^{\text {ºz }}$－${ }^{\text {a }}$ | 0 | 0 |  | 00 | \＆ |
| 0000×0 | Nコ｀7४8079 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 979VN3 | 00 | 2 |
| 8000×0 |  |  |  |  |  |  |  |  | ก＾＾४ชวษa | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | ${ }^{9} 0$ | ＂ |
| $8000 \times 0$ |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾723＊9 | vo | 0 |
| 0000×0 | ［0：z］4s｀zova |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 80 | 8 |
| V800×0 |  |  | ［0：17M ${ }^{\text {－} 20 \forall 0}$ |  | doszova | dy77 2 \％a | HaWヨヨa＂zova | NヨコŽ2ヤa | Nazova |  | ［0：1］ $\mathrm{n}^{\text {W }}$ | 20ıa | 0 | 0 | 0 | 0 | เาย10％）＊ | 20 | $\llcorner$ |
| $8000 \times 0$ | ［0：270＾＾－घ！つもa |  |  |  |  |  |  |  | ก＾＾＾घวva | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾－－ا | 90 | 9 |
| $8000 \times 0$ | ［0：LT70＾｀7．7．） |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 70＾＾70＊9 | so | s |
| 0000×0 |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $\varepsilon 0$ | $\varepsilon$ |
| V800×0 |  |  | ［0：H7M ${ }^{\text {－}}$ |  | doя「こもの |  | HdWショaでつサa | NヨozTova |  | ヨıกwºva |  |  | 0 | 0 | 0 | 0 |  | 20 | z |
| 0000×0 | ［0：2］WกN＾ヨy |  |  |  |  |  |  |  | $0{ }^{0}$ |  | 0 | 0 | 0 | 0 | 0 | 0 | NOISİヨヨ | 10 | 1 |
| 9698x0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 00 | 0 |
|  | 0 | 1 | ${ }^{2}$ | $\varepsilon$ | － | s | 9 | $L$ |  |  | 8 | ${ }^{6}$ | 0 | $\stackrel{ }{11}$ | 2ı | $\varepsilon$ | $\stackrel{ }{ }$ | sı | ame ${ }^{\text {a }}$ | Pptxa | tppy ${ }^{\text {aso }}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | VW Yヨ】 | SIS | 3 y |


| R0 (0h) - Software Reset / Device ID Register (DEVICE_ID) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | DEVICE_ID[15:8] |  |  |  |  |  |  |  |
| Write | SW_RST |  |  |  |  |  |  |  |
| Default | 10 |  | 0 | 0 | 0 | 1 | 0 | 1 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | DEVICE_ID[7:0] |  |  |  |  |  |  |  |
| Write | SW_RST |  |  |  |  |  |  |  |
| Default | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
|  |  |  |  |  | N/A = Not Applicable (no function implemented) |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DEVICEID[15:0] |  | Device ID <br> A read of this register will return the device ID. In this case $0 \times 8595$. |  |  |  |  |  |  |
| SW_RST |  | Software Reset <br> A write of any value to this register will generate a software reset. |  |  |  |  |  |  |

Figure 24 RO - Software Reset / Device ID

| R1 (01h) - Device Revision Register (REVISION) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | REVNUM[7:0] |  |  |  |  |  |  |  |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | - | - | - | - | - | - | - | - |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| REVNUM[7:0] |  | A read of this register will return the device revision number. This number is sequentially incremented if the device design is updated. |  |  |  |  |  |  |

Figure 25 R1 - Device Revision Register


Figure 26 R2 - DAC1 Control Register 1

| R3 (03h) - DAC1 Control Register 2 (DAC1_CTRL2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | 0 | 0 | DAC1_SR[2:0] |  |  |
| Write | N/A | N/A | N/A | N/A | N/A |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC1_SR[2:0] |  | DAC1 M <br> $000=$ Aut <br> $001=12$ <br> $010=19$ <br> $011=25$ <br> $100=38$ <br> $101=5$ <br> $110=76$ <br> $111=11$ |  |  |  |  |  |  |

Figure 27 R3 - DAC1 Control Register 2

| R5 (05h) - DAC1L Digital Volume Control Register (DAC1L_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DAC1L_VU |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | DAC1L_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC1 | L[7:0] | DAC1L Digital Volume$\begin{aligned} & 00000000=-100 \mathrm{~dB} \\ & 00000001=-99.5 \mathrm{~dB} \\ & 00000010=-99 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11001000=0 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11011111=+11.5 \mathrm{~dB} \\ & 111 \mathrm{X} X X X X=+12 \mathrm{~dB} \end{aligned}$ |  |  |  |  |  |  |
| DAC1L_VU |  | $\begin{aligned} & \text { DAC1L } \\ & 0=\text { Latch } \\ & 1=\text { Latch } \end{aligned}$ | olume VOL VOL | Regis <br> Regis | d do up | volu | Is sim | eously |

Figure 28 R5 - DAC1L Digital Volume Control Register

| R6 (06h) - DAC1R Digital Volume Control Register (DAC1R_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DAC1R_VU |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | DAC1R_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC1 | L[7:0] | DAC1R Digital Volume$\begin{aligned} & 00000000=-100 \mathrm{~dB} \\ & 00000001=-99.5 \mathrm{~dB} \\ & 00000010=-99 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11001000=0 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11011111=+11.5 \mathrm{~dB} \\ & 111 \mathrm{XXXXX}=+12 \mathrm{~dB} \end{aligned}$ |  |  |  |  |  |  |
| DAC1R_VU |  | DAC1R Digital Volume Update <br> $0=$ Latch DACR_VOL[7:0] into Register Map but do not update volume <br> 1 = Latch DACR_VOL[7:0] into Register Map and update left and right channels simultaneously |  |  |  |  |  |  |

Figure 29 R6 - DAC1R Digital Volume Control Register

| R7 (07h) - DAC2 Control Register 1 (DAC2_CTRL1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | DAC2_OP_MUX[1:0] |  | DAC2_MUTE | DAC2_EN |
| Write | N/A | N/A | N/A | N/A |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | DAC2_ZCEN | $\begin{gathered} \text { DAC2_- } \\ \text { DEEMPH } \end{gathered}$ | DAC2_LRP | DAC2_BCP | DAC2_WL[1:0] |  | DAC2_FMT[1:0] |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC | _FMT[1:0] | DAC2 Audio Interface Format$\begin{aligned} & 00=\text { Right Justified } \\ & 01=\text { Left Justified } \\ & 10=I^{2} \text { S } \\ & 11=\text { DSP } \end{aligned}$ |  |  |  |  |  |  |
| DAC | _WL[1:0] | DAC2 Audio Interface Word Length$\begin{aligned} & 00=16 \text {-bit } \\ & 01=20-\text { bit } \\ & 10=24-\text { bit } \\ & 11=32 \text {-bit (not available in Right Justified mode) } \end{aligned}$ |  |  |  |  |  |  |
|  | 2_BCP | DAC2 BCLK Polarity$\begin{aligned} & 0=\text { DACBCLK not inverted }- \text { data latched on rising edge of BCLK } \\ & 1 \text { = DACBCLK inverted }- \text { data latched on falling edge of BCLK } \end{aligned}$ |  |  |  |  |  |  |
|  | 2_LRP | DAC2 LRCLK Polarity$\begin{aligned} & 0=\text { DACLRCLK not inverted } \\ & 1=\text { DACLRCLK inverted } \end{aligned}$ |  |  |  |  |  |  |
| DAC2 | DEEMPH | DAC2 Deemphasis$\begin{aligned} & 0=\text { No deemphasis } \\ & 1=\text { Apply } 44.1 \mathrm{kHz} \text { deemphasis } \end{aligned}$ |  |  |  |  |  |  |
| DAC | 2_ZCEN | DAC2 Digital Volume Control Zero Cross Enable$\begin{aligned} & 0=\text { Do not use zero cross } \\ & 1=\text { Use zero cross } \end{aligned}$ |  |  |  |  |  |  |
|  | C2_EN | DAC2 Enable$\begin{aligned} & 0=\mathrm{DAC} 2 \text { disabled } \\ & 1=\mathrm{DAC} 2 \text { enabled } \end{aligned}$ |  |  |  |  |  |  |
| DAC | 2_MUTE | DAC2 Softmute <br> $0=$ Normal operation <br> 1 = Softmute applied |  |  |  |  |  |  |
| DAC2_ | P_MUX[1:0] | DAC2 Digital Monomix <br> 00 = Stereo (Normal Operation) <br> 01 = Mono (Left data to Right DAC2) <br> $10=$ Mono (Right data to Left DAC2) <br> 11 = Digital Monomix, $(\mathrm{L}+\mathrm{R}) / 2$ |  |  |  |  |  |  |

Figure 30 R7 - DAC2 Control Register 1

| R8 (08h) - DAC2 Control Register 2 (DAC2_CTRL2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | 0 | 0 | DAC2_SR[2:0] |  |  |
| Write | N/A | N/A | N/A | N/A | N/A |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC2_SR[2:0] |  | DAC2 M $\begin{aligned} & 000=A u \\ & 001=12 \\ & 010=19 \\ & 011=25 \\ & 100=38 \\ & 101=51 \\ & 110=76 \\ & 111=11 \end{aligned}$ | LK R |  |  |  |  |  |

Figure 31 R8 - DAC2 Control Register 2

| R10 (0Ah) - DAC2L Digital Volume Control Register (DAC2L_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DAC2L_VU |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | DAC2L_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC2 | [7:0] | DAC2 Digital Volume$\begin{aligned} & 00000000=-100 \mathrm{~dB} \\ & 00000001=-99.5 \mathrm{~dB} \\ & 00000010=-99 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11001000=0 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11011111=+11.5 \mathrm{~dB} \\ & 111 \mathrm{XXXXX}=+12 \mathrm{~dB} \end{aligned}$ |  |  |  |  |  |  |
| DAC2L_VU |  | $\begin{aligned} & \hline \text { DAC2 Di } \\ & 0=\text { Latch } \\ & 1=\text { Latch } \end{aligned}$ | ume <br> VOL _VOL | Regist <br> Regist | ut do <br> and up | volu | s sim | ously |

Figure 32 R10 - DAC2L Digital Volume Control Register

| R11 (0Bh) - DAC2R Digital Volume Control Register (DAC2R_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DAC2R_VU |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | DAC2R_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC2 | [7:0] | DAC2R Digital Volume$\begin{aligned} & 00000000=-100 \mathrm{~dB} \\ & 00000001=-99.5 \mathrm{~dB} \\ & 00000010=-99 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11001000=0 \mathrm{~dB} \\ & \ldots 0.5 \mathrm{~dB} \text { steps } \\ & 11011111=+11.5 \mathrm{~dB} \\ & 111 \mathrm{X} X X X X=+12 \mathrm{~dB} \end{aligned}$ |  |  |  |  |  |  |
| DAC2R_VU |  | DAC2R Digital Volume Update$\begin{aligned} & 0=\text { Latch DAC2R_VOL[7:0] into Register Map but do not update volume } \\ & 1=\text { Latch DAC2R_VOL[7:0] into Register Map and update left and right channels simultaneously } \end{aligned}$ |  |  |  |  |  |  |

Figure 33 R11 - DAC2R Digital Volume Control Register

| R12 (0Ch) - Device Enable Register (ENABLE) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | DAC2 | GIOBAL EN |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | COPY_DAC1 | LOB |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| GLOBAL_EN |  | Device Global Enable <br> $0=$ ADC, DAC and PGA ramp control circuitry disabled <br> 1 = ADC, DAC and PGA ramp control circuitry enabled |  |  |  |  |  |  |
| DAC2_C | _DAC1 | DAC2 Configuration Control <br> $0=$ DAC2 settings independent of DAC1 <br> 1 = DAC2 settings are the same as DAC1 |  |  |  |  |  |  |

Figure $34 \quad$ R12 - Device Enable Register

| R13 (0Dh) - ADC Control Register 1 (ADC_CTRL1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | ADC_ZCEN | ADC_HPD | ADC_DATA_SEL[1:0] |  | ADCL_INV | ADCR_INV |
| Write | N/A | N/A |  |  |  |  |  |  |
| Default | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | ADC_ LRSWAP | ADC_EN | ADC_LRP | ADC_BCP | ADC_WL[1:0] |  | ADC_FMT[1:0] |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| ADC_FMT[1:0] |  | ADC Audio Interface Format$\begin{aligned} & 00=\text { Right Justified } \\ & 01=\text { Left Justified } \\ & 10=I^{2} S \\ & 11=\text { DSP } \end{aligned}$ |  |  |  |  |  |  |
| ADC_WL[1:0] |  | ADC Audio Interface Word Length$\begin{aligned} & 00=16-\text { bit } \\ & 01=20-\text { bit } \\ & 10=24-\text { bit } \\ & 11=32 \text {-bit (not available in Right Justified mode) } \end{aligned}$ |  |  |  |  |  |  |
| ADC_BCP |  | ADC BCLK Polarity <br> 0 = ADCBCLK not inverted - data latched on rising edge of BCLK <br> 1 = ADCBCLK inverted - data latched on falling edge of BCLK |  |  |  |  |  |  |
| ADC_LRP |  | ADC LRCLK Polarity <br> 0 = ADCLRCLK not inverted <br> 1 = ADCLRCLK inverted |  |  |  |  |  |  |
| ADC_EN |  | ADC Enable <br> $0=$ ADC disabled <br> 1 = ADC enabled |  |  |  |  |  |  |
| ADC | SWAP | ADC Left/Right Swap <br> 0 = Normal <br> 1 = Swap left channel data into right channel and vice-versa |  |  |  |  |  |  |
|  | _INV | ADCL and ADCR Output Signal Inversion$\begin{aligned} & 0=\text { Output not inverted } \\ & 1=\text { Output inverted } \end{aligned}$ |  |  |  |  |  |  |
| ADC_DA | _SEL[1:0] | ADC Data Output Select <br> $00=$ left data from ADCL, right data from ADCR (Normal Stereo) <br> 01 = left data from ADCL, right data from ADCL (Mono Left) <br> 10 = left data from ADCR, right data from ADCR (Mono Right) <br> 11 = left data from ADCR, right data from ADCL (Reverse Stereo) |  |  |  |  |  |  |
|  | HPD | ADC High Pass Filter Disable <br> 0 = High pass filter enabled <br> 1 = High pass filter disabled |  |  |  |  |  |  |
| ADC | C_EN | ADC Digital Volume Control Zero Cross Enable <br> 0 = Do not use zero cross, change volume instantly <br> 1 = Use zero cross, change volume when data crosses zero |  |  |  |  |  |  |

Figure 35 R13-ADC Control Register 1

| R14 (0Eh) - ADC Control Register 2 (ADC_CTRL2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | ADC_BCLKDIV[2:0] |  |  | ADC_SR[2:0] |  |  |
| Write | N/A | N/A |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| ADC | 2:0] | ADC MCLK:LRCLK Ratio$\begin{aligned} & 000=\text { Auto detect } \\ & 001=\text { reserved } \\ & 010=\text { reserved } \\ & 011=256 \mathrm{fs} \\ & 100=384 \mathrm{fs} \\ & 101=512 \mathrm{fs} \\ & 110=768 \mathrm{fs} \\ & 111=\text { Reserved } \end{aligned}$ |  |  |  |  |  |  |
| ADC_B | IV[2:0] | ADC BCLK Rate (when ADC in Master Mode) $\begin{aligned} & 000=\text { MCLK } / 4 \\ & 001=\text { MCLK } / 8 \\ & 010=32 \mathrm{fs} \\ & 011=64 \mathrm{fs} \\ & 100=128 \mathrm{fs} \end{aligned}$ <br> All other values of ADC_BCLKDIV[2:0] are reserved |  |  |  |  |  |  |

Figure 36 R14-ADC Control Register 2

| R15 (0Fh) - ADC Control Register 3 (ADC_CTRL3) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ADC MSTR |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | ADC_MSTR |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| ADC_MSTR |  | ADC Ma $\begin{aligned} & 0 \text { = Slave } \\ & 1=\text { Mast } \end{aligned}$ | e Sel ADCB ADC |  | inpu <br> e out | WM85 |  |  |

Figure 37 R15-ADC Control Register 3

| R16 (10h) - Left ADC Digital Volume Control Register (ADCL_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ADCL_VU |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | ADCL_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| ADCL_VOL[7:0] |  | Left ADC Digital Volume <br> $00000000=$ Digital mute <br> $00000001=-97 \mathrm{~dB}$ <br> $00000010=-96.5 \mathrm{~dB}$ <br> ... 0.5 dB steps $11000011=0 \mathrm{~dB}$ <br> ... 0.5 dB steps <br> $11111110=+29.5 \mathrm{~dB}$ <br> $11111111=+30 \mathrm{~dB}$ |  |  |  |  |  |  |
| ADCL_VU |  | $\begin{aligned} & \text { Left DAC } \\ & 0=\text { Latch } \\ & 1=\text { Latch } \end{aligned}$ | Volum <br> VOL[7 VOL[7 | egiste <br> egiste | do no upda | volum <br> right | simu | usly |

Figure 38 R16 - Left ADC Digital Volume Control Register

| R17 (11h) - Right ADC Digital Volume Control Register (ADCR_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DCR_VU |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | ADCR_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |  |
| Default | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| ADCR | [7:0] | Right ADC Digital Volume $00000000=$ Digital mute $00000001=-97 \mathrm{~dB}$ $00000010=-96.5 \mathrm{~dB}$ <br> ...0.5dB steps $11000011=0 \mathrm{~dB}$ <br> ...0.5dB steps $11111110=+29.5 \mathrm{~dB}$ $11111111=+30 \mathrm{~dB}$ |  |  |  |  |  |  |
| ADCR_VU |  | Right ADC Digital Volume Update <br> 0 = Latch ADCR_VOL[7:0] into Register Map but do not update volume <br> 1 = Latch ADCR_VOL[7:0] into Register Map and update left and right channels simultaneously |  |  |  |  |  |  |

Figure 39 R17 - Right ADC Digital Volume Control Register

| R19 (13h) - PGA1L Volume Control Register (PGA1L_VOL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | PGA1L_VU |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | PGA1L_VOL[7:0] |  |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| R20 (14h) - PGA1R Volume Control Register (PGA1R_VOL) |  |  |  |  |  |  |  |  |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | PGA1R_VU |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | PGA1R_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| R21 (15h) - PGA2L Volume Control Register (PGA2L_VOL) |  |  |  |  |  |  |  |  |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | PGA2L_VU |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | PGA2L_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| R22 (16h) - PGA2R Volume Control Register (PGA2R_VOL) |  |  |  |  |  |  |  |  |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | PGA2R_VU |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | PGA2R_VOL[7:0] |  |  |  |  |  |  |  |
| Write |  |  |  |  |  |  |  |  |
| Default | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |

...Continued on next page

| Function |  |
| :--- | :--- |
| PGA1L_VOL[7:0] | Input PGA Volume |
| PGA1R_VOL[7:0] | $00000000=+6 \mathrm{~dB}$ |
| PGA2L_VOL[7:0] | $00000001=+5.5 \mathrm{~dB}$ |
| PGA2R_VOL[7:0] | $\ldots .5 \mathrm{~dB}$ steps |
|  | $00001100=0 \mathrm{~dB}$ |
|  | $\ldots$ |
|  | $10011110=-73.5 \mathrm{~dB}$ |
|  | $10011111=$ PGA Mute |
| PGA1L_VU | Input PGA Volume Update |
| PGA1R_VU | $0=$ Latch corresponding volume setting into Register Map but do not update volume |
| PGA2L_VU | $1=$ Latch corresponding volume setting into Register Map and update all channels simultaneously |
| PGA2R_VU |  |

Figure 40 R19-24 - PGA Volume Control Registers

| R25 (19h) - PGA Control Register 1 (PGA_CTRL1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | PG | PGA2L ZC | PGA1R ZC | P | ATTACK_ | DECAY_ |
| Write | N/A | N/A | PGA2R_ZC | PGA2L_ZC | PGA1R_ZC | PGA1L_Z | BYPASS | BYPASS |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DECAY_BYPASS |  | PGA Gain Decay Mode <br> $0=$ PGA gain will ramp down <br> 1 = PGA gain will step down |  |  |  |  |  |  |
| ATTAC | PPASS | PGA Gain Attack Mode <br> $0=$ PGA gain will ramp up <br> 1 = PGA gain will step up |  |  |  |  |  |  |
| $\begin{aligned} & \text { PGA1L_ZC } \\ & \text { PGA1R_ZC } \\ & \text { PGA2L_ZC } \\ & \text { PGA2R_ZC } \end{aligned}$ |  | PGA Gain Zero Cross Enable <br> $0=$ PGA gain updates occur immediately <br> 1 = PGA gain updates occur on zero cross <br> Zero cross must be disabled to use gain ramp |  |  |  |  |  |  |

Figure 41 R25-PGA Control Register 1

| R26 (1Ah) - PGA Control Register 2 (PGA_CTRL2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | PGA2R | PGA2L_ | PGA1R_ | PGA1L_ | MUTE ALL |
| Write | N/A | N/A | N/A | MUTE | MUTE | MUTE | MUTE | UTE_ALL |
| Default | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
|  |  | Master PGA Mute Control <br> 0 = Unmute all output drivers <br> 1 = Mute all output drivers |  |  |  |  |  |  |
| PGA1L_MUTE PGA1R_MUTE PGA2L_MUTE PGA2R_MUTE |  | Individual PGA Mute Control <br> 0 = Unmute output driver <br> 1 = Mute output driver |  |  |  |  |  |  |

Figure 42 R26 - PGA Control Register 2

| R27 (1Bh) - Additional Control Register 1 (ADD_CTRL1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | PGA_SR[2:0] |  |  | AUTO_INC | 0 | 0 | 0 |
| Write | N/A |  |  |  | N/A | N/A | N/A |
| Default | 0 | 1 | 0 | 0 |  | 1 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
|  |  | 2-wire Software Mode Auto Increment Enable <br> 0 = Auto increment disabled <br> 1 = Auto increment enabled |  |  |  |  |  |  |
| PG | 2:0] | Sample Rate for PGA $\begin{aligned} & 000=32 \mathrm{kHz} \\ & 001=44.1 \mathrm{kHz} \\ & 010=48 \mathrm{kHz} \\ & 011=88.2 \mathrm{kHz} \\ & 100=96 \mathrm{kHz} \\ & 101=176.4 \mathrm{kHz} \\ & 11 \mathrm{X}=192 \mathrm{kHz} \end{aligned}$ <br> See Table 23 for further information on PGA sample rate versus volume ramp rate. |  |  |  |  |  |  |

Figure 43 R27 - Additional Control Register 1


Figure 44 R30 - Input Control Register 1

| R31 (1Fh) - Input Control Register 2 (INPUT_CTRL2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | ADCR_AMP_ | ADCL_AMP_ | 0 | 0 |  | PGA2L EN |  | PGA1L EN |
| Write | EN | EN | N/A | N/A | R | GA2L | GAR_EN | GA1L_EN |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  |  |  |  | Description |  |  |  |
| $\begin{aligned} & \text { PGA1L_EN } \\ & \text { PGA1R_EN } \\ & \text { PGA2L_EN } \\ & \text { PGA2R_EN } \end{aligned}$ |  | Input PGA Enable Controls$\begin{aligned} & 0=\text { PGA disabled } \\ & 1=\text { PGA enabled } \end{aligned}$ |  |  |  |  |  |  |
| ADC ADCR | AMP_EN <br> AMP_EN | ADC Input Amplifier Enable Controls <br> 0 = Amplifier disabled <br> 1 = Amplifier enabled |  |  |  |  |  |  |

Figure 45 R31 - Input Control Register 2


Figure 46 R34-Output Control Register

| R35 (23h) - Bias Control Register (BIAS) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Write | VMID_SEL[1:0] |  | BIAS_EN | SOFT_ST | BUFIO_EN | FAST_EN | VMIDTOG | POBCTRL |
| Default | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| POBCTRL |  | Bias Source for Output Amplifiers <br> 0 = Output amplifiers use master bias <br> 1 = Output amplifiers use fast bias |  |  |  |  |  |  |
| VMIDTOG |  | VMID Power Down Characteristic$\begin{aligned} & 0=\text { Slow ramp } \\ & 1=\text { Fast ramp } \end{aligned}$ |  |  |  |  |  |  |
| FAST_EN |  | Fast Bias Enable <br> 0 = Fast bias disabled <br> 1 = Fast bias enabled |  |  |  |  |  |  |
| BUFIO_EN |  | VMID Buffer Enable$\begin{aligned} & 0=\text { VMID Buffer disabled } \\ & 1=\text { VMID Buffer enabled } \end{aligned}$ |  |  |  |  |  |  |
| SOFT_ST |  | VMID Soft Ramp Enable <br> 0 = Soft ramp disabled <br> 1 = Soft ramp enabled |  |  |  |  |  |  |
| BIAS_EN |  | Master Bias Enable <br> $0=$ Master bias disabled <br> 1 = Master bias enabled <br> Also powers down VMID1C |  |  |  |  |  |  |
| VMID | [1:0] | VMID Resistor String Value Selection (VMID2C only) $\begin{aligned} & 00=\text { off (no VMID) } \\ & 01=38 \mathrm{k} \\ & 10=127 \mathrm{k} \\ & 11=12.5 \mathrm{k} \end{aligned}$ <br> The selection is the total resistance of the string from VREF2VDD to VREF2GND. The VMID1C resistance is fixed at 200k. |  |  |  |  |  |  |

Figure 47 R35 - Bias Control Register

PD, Rev 4.2, January 2011

| R36 (24h) - PGA Control Register 3 (PGA_CTRL) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | PGA_UPD | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A |  | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | 0 | PGA_SEL[2:0] |  |  | 0 |
| Write | N/A | N/A | N/A | N/A |  |  |  | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| PGA | [2:0] | PGA Ramp Control Clock Source$\begin{aligned} & 000 \text { = LRCLK1 } \\ & 001 \text { = LRCLK2 } \\ & 010 \text { to } 110 \text { = Reserved } \\ & 111 \text { = ADCLRCLK (when ADC is being used in master mode) } \end{aligned}$ |  |  |  |  |  |  |
| PGA_UPD |  | PGA Ramp Control Clock Source Mux Update <br> 0 = Do not update PGA clock source <br> 1 = Update clock source |  |  |  |  |  |  |

Figure 48 R36 - PGA Control Register

| R37 (25h) - Audio Interface MUX Configuration Register 1 (AIF_MUX1) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | PORT1_UPD | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A |  | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | WORDCLK1_SEL[2:0] |  |  | MCLK1_SEL[2:0] |  |  | 0 |
| Write | N/A |  |  |  | N/A |  |
| Default | 0 | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| MCLK | L[2:0] | MCLK1 Pin Function Select <br> 000 = Input to WM8595 <br> 001 = Output MCLK2 <br> 010 to 111 = Reserved |  |  |  |  |  |  |
| WORDC | SEL[2:0] | BCLK1 and LRCLK1 Pins Function Select <br> 000 = Inputs to WM8595 <br> 001 = Output BCLK2 and LRCLK2 <br> 010 to 110 = Reserved <br> 111 = Output ADCBCLK and ADCBCLK (when ADC is master mode) |  |  |  |  |  |  |
| POR | JPD | Port 1 Update <br> $0=$ Latch corresponding Port 1 settings into Register Map but do not update <br> 1 = Latch corresponding Port 1 settings into Register Map and update all simultaneously |  |  |  |  |  |  |

Figure 49 R37 - Audio Interface MUX Configuration Register 1

| R38 (26h) - Audio Interface MUX Configuration Register 2 (AIF_MUX2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | PORT2_UPD | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A |  | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | WORDCLK2_SEL[2:0] |  |  | MCLK2_SEL[2:0] |  |  | 0 |
| Write | N/A |  |  |  | N/A |  |
| Default | 1 | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| MCLK | L2:0] | MCLK2 Pin Function Select <br> 000 = Output MCLK1 <br> 001 = Input to WM8595 <br> 010 = Output MCLK3 <br> 011 = Output MCLK4 <br> 100 = Output MCLK5 <br> 101 to 111 = Reserved |  |  |  |  |  |  |
| WORDC | SEL[2:0] | BCLK2 and LRCLK2 Pins Function Select <br> 000 = Output BCLK1 and LRCLK1 <br> 001 = Inputs to WM8595 <br> 010 = Output BCLK3 and LRCLK3 <br> 011 = Output BCLK4 and LRCLK4 <br> 100 = Output BCLK5 and LRCLK5 <br> 101 = Output DAC1BCLK and DAC1LRCLK (when DAC1 is in master mode) <br> 110 = Output DAC2BCLK and DAC2LRCLK (when DAC2 is in master mode) <br> 111 = Output ADCBCLK and ADCBCLK (when ADC is master mode) |  |  |  |  |  |  |
| PORT2_UPD |  | Port 2 Update <br> $0=$ Latch corresponding Port 2 settings into Register Map but do not update <br> 1 = Latch corresponding Port 2 settings into Register Map and update all simultaneously |  |  |  |  |  |  |

Figure 50 R38-Audio Interface MUX Configuration Register 2

| R42 (2Ah) - Audio Interface MUX Configuration Register 3 (AIF_MUX3) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | DAC1_UPD | DAC1DIN_SEL[2:1] |  |
| Write | N/A | N/A | N/A | N/A | N/A |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | $\begin{gathered} \hline \text { DAC1DIN_ } \\ \text { SEL[0] } \\ \hline \end{gathered}$ | DAC1WORDCLK_SEL[2:0] |  |  | DAC1MCLK_SEL[2:0] |  |  | 0 |
| Write |  |  |  |  | N/A |  |  |  |
| Default | 0 | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC1M | K_SEL[2:0] | DAC1MCLK Select <br> 000 = Use MCLK1 <br> 001 = Use MCLK2 <br> 010 to 111 = Reserved |  |  |  |  |  |  |
| $\begin{array}{r} \text { DAC1V } \\ \text { S } \end{array}$ | $\begin{aligned} & \text { ORDCLK_ } \\ & -[2: 0] \end{aligned}$ | DAC1BCLK and DAC1LRCLK Select <br> $000=$ Use BCLK1 and LRCLK1 <br> 001 = Use BCLK2 and LRCLK2 <br> 010 to 110 = Reserved <br> 111 = Use ADCBCLK and ADCBCLK (when ADC is master mode) |  |  |  |  |  |  |
| DAC1D | _SEL[2:0] | DAC1DIN Select <br> 000 = Use DACDAT1 <br> 001 = Use DACDAT2 <br> 010 to 100 = Reserved <br> 101 = Use GPIO1 <br> 110 = Use GPIO2 <br> 111 = Reserved |  |  |  |  |  |  |
| DAC1_UPD |  | DAC1 Cl $\begin{aligned} & 0=\text { Latch } \\ & 1=\text { Latch } \end{aligned}$ | ate ndin ndin | ock s ock s |  | Map but do no Map and upda | ate simu |  |

Figure 51 R42 - Audio Interface MUX Configuration Register 3

| R43 (2Bh) - Audio Interface MUX Configuration Register 4 (AIF_MUX4) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | DAC2_UPD | DAC2DIN_SEL[2:1] |  |
| Write | N/A | N/A | N/A | N/A | N/A |  |  |  |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | $\begin{gathered} \text { DAC2DIN_ } \\ \text { SEL[0] } \end{gathered}$ | DAC2WORDCLK_SEL[2:0] |  |  | DAC2MCLK_SEL[2:0] |  |  | 0 |
| Write |  |  |  |  | N/A |  |  |  |
| Default | 1 | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| DAC2M | K_SEL[2:0] | DAC2MCLK Select <br> 000 = Use MCLK1 <br> 001 = Use MCLK2 <br> 010 to 111 = Reserved |  |  |  |  |  |  |
| DAC2V S | $\begin{aligned} & \text { ORDCLK_ } \\ & \text { [2:0] } \end{aligned}$ | DAC2BCLK and DAC2LRCLK Select <br> $000=$ Use BCLK1 and LRCLK1 <br> 001 = Use BCLK2 and LRCLK2 <br> 010 to 110 = Reserved <br> 111 = Use ADCBCLK and ADCBCLK (when ADC is master mode) |  |  |  |  |  |  |
| DAC2D | _SEL[2:0] | DAC2DIN Select <br> 000 = Use DACDAT1 <br> 001 = Use DACDAT2 <br> 010 to $100=$ Reserved <br> 101 = Use GPIO1 <br> 110 = Use GPIO2 <br> 111 = Reserved |  |  |  |  |  |  |
| DAC2_UPD |  | DAC2 Clock Update <br> 0 = Latch corresponding DAC2 clock settings into Register Map but do not update <br> 1 = Latch corresponding DAC2 clock settings into Register Map and update all simultaneously |  |  |  |  |  |  |

Figure 52 R43 - Audio Interface MUX Configuration Register 4


Figure 53 R44 - Audio Interface MUX Configuration Register 5

| R45 (2Dh) - Audio Interface MUX Configuration Register 6 (AIF_MUX6) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit \# | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | 0 | 0 | 0 | 0 | GPIO1_UPD | 0 | 0 |
| Write | N/A | N/A | N/A | N/A | N/A |  | N/A | N/A |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |
| Bit \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | 0 | 0 | 0 | GPIO1_SEL[2:0] |  |  | 0 |
| Write | N/A | N/A | N/A | N/A |  |  |  | N/A |
| Default | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| N/A = Not Applicable (no function implemented) |  |  |  |  |  |  |  |  |
| Function |  | Description |  |  |  |  |  |  |
| GPIO | [2:0] | GPIO1 Pin Function Select <br> 000 = Source DACDAT1 <br> 001 = Source DACDAT2 <br> 010 = Source ADCDAT <br> 011 to 100 = Reserved <br> 101 = Input to WM8595 <br> 110 = Source GPIO2 <br> 111 = Source ADC Data Output |  |  |  |  |  |  |
|  |  | GPIO1 Update <br> 0 = Latch corresponding GPIO1 settings into Register Map but do not update <br> 1 = Latch corresponding GPIO1 settings into Register Map and update |  |  |  |  |  |  |

Figure 54 R45-Audio Interface MUX Configuration Register 6


Figure 55 R46-Audio Interface MUX Configuration Register 7

DIGITAL FILTER CHARACTERISTICS

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Filter |  |  |  |  |  |
| Passband | $\pm 0.05 \mathrm{~dB}$ |  |  | 0.454 fs |  |
| Passband Ripple |  |  |  | 0.05 | dB |
| Stopband |  | 0.546 fs |  |  |  |
| Stopband Attenuation |  | -60 |  |  | dB |
| Group Delay |  |  | 16 |  | fs |
| DAC Filter - 32 kHz to 96 kHz |  |  |  |  |  |
| Passband | $\pm 0.1 \mathrm{~dB}$ |  |  | 0.454 fs |  |
| Passband Ripple |  |  |  | 0.1 | dB |
| Stopband |  | 0.546 fs |  |  |  |
| Stopband attenuation | $\mathrm{f}>0.546 \mathrm{fs}$ | -50 |  |  | dB |
| Group Delay |  |  | 10 |  | Fs |
| DAC Filter - 176.4kHz to 192kHz |  |  |  |  |  |
| Passband | $\pm 0.1 \mathrm{~dB}$ |  |  | 0.247fs |  |
| Passband Ripple |  |  |  | 0.1 | dB |
| Stopband |  | 0.753fs |  |  |  |
| Stopband attenuation | $\mathrm{f}>0.546 \mathrm{fs}$ | -50 |  |  | dB |
| Group Delay |  |  | 10 |  | Fs |

## DAC FILTER RESPONSES



Figure 56 DAC Digital Filter Frequency Response - 44.1, 48 and 96 KHz


Figure 58 DAC Digital Filter Frequency Response - 192KHz


Figure 57 DAC Digital Filter Ripple -44.1, 48 and 96 kHz


Figure 59 DAC Digital Filter Ripple - 192kHz

## DIGITAL DE-EMPHASIS CHARACTERISTICS



Figure 60 De-Emphasis Frequency Response (32kHz)


Figure 62 De-Emphasis Frequency Response (44.1kHz)


Figure 64 De-Emphasis Frequency Response (48kHz)


Figure 61 De-Emphasis Error (32kHz)


Figure 63 De-Emphasis Error (44.1kHz)


Figure 65 De-Emphasis Error (48kHz)

## ADC FILTER RESPONSES



Figure 66 ADC Digital Filter Frequency Response


Figure 67 ADC Digital Filter Ripple

## ADC HIGH PASS FILTER

The WM8595 has a selectable digital high pass filter to remove DC offsets. The filter response is characterised by the following polynomial.

$$
H(z)=\frac{1-z^{-1}}{1-0.9995 z^{-1}}
$$



Figure 68 ADC Highpass Filter Response

## APPLICATIONS INFORMATION

## RECOMMENDED EXTERNAL COMPONENTS



Notes:

1. AGND and DGND should ideally share a continuous ground plane. Where this is not possible, it is recommended that AGND and DGND are connected as close to the WM8595 as possible.
2. Decoupling capacitors shown are very low-ESR, multilayer ceramic capacitors and should be placed as near to the WM8595 as possible. Equally good audio performance may be obtained using $0.1 \mu \mathrm{~F}$ ceramic capacitors near to the WM8595, with a $10 \mu \mathrm{~F}$ electrolytic capacitor nearby. Note that power up time is a function of the VMID2C resistor string setting and the decoupling capacitor C7.
3. The exposed paddle on the bottom of the QFN package should be connected to AGND

## RECOMMENDED ANALOGUE LOW PASS FILTER



Figure 69 Recommended Analogue Low Pass Filter (shown for VOUT1L/R)
Note: See WAN0176 for AC coupling capacitor selection information.
An external single pole RC filter is recommended (see Figure 69) if the device is driving a wideband amplifier. Other filter architectures may provide equally good results.

## RELEVANT APPLICATION NOTES

The following application notes, available from www.wolfsonmicro.com, may provide additional guidance for the use of the WM8595.

DEVICE PERFORMANCE:
WAN0129 - Decoupling and Layout Methodology for Wolfson DACs, ADCs and CODECs
WAN0144 - Using Wolfson Audio DACs and CODECs with Noisy Supplies
WAN0176 - AC Coupling Capacitor Selection
GENERAL:
WAN0108 - Moisture Sensitivity Classification and Plastic IC Packaging
WAN0109 - ESD Damage in Integrated Circuits: Causes and Prevention
WAN0158 - Lead-Free Solder Profiles for Lead-Free Components

PACKAGE DIMENSIONS

FL: 48 PIN QFN PLASTIC PACKAGE $7 \times 7 \times 0.75 \mathrm{~mm}$ BODY, 0.50 mm LEAD PITCH


| Symbols | Dimensions (mm) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | NOTE |
| A | 0.7 | 0.75 | 0.8 |  |
| A1 | 0 | 0.035 | 0.05 |  |
| A2 | - | 0.55 | 0.57 |  |
| A3 |  | 0.203 REF |  |  |
| b | 0.20 | 0.25 | 0.30 | 1 |
| D |  | 7.00 BSC |  |  |
| D2 | 5.55 | 5.65 | 5.75 |  |
| E |  | 7.00 BSC |  |  |
| E2 | 5.55 | 5.65 | 5.75 |  |
| e |  | 0.5 BSC |  |  |
| L | 0.35 | 0.4 | 0.45 |  |
|  |  |  |  |  |
| Tolerances of Form and Position |  |  |  |  |
| aaa |  | 0.10 |  |  |
| bbb |  | 0.08 |  |  |
| ccc |  | 0.10 |  |  |
| REF | JEDEC, MO-220 |  |  |  |

NOTE:
2. ALL DIMENSIONS ARE IN MILLIMETRES
3. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD $95-1$ SPP-002
4. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE
6. REFER TO APPLICATIONS NOTE WAN_0118 FOR FURTHER INFORMATION.

PD, Rev 4.2, January 2011

## IMPORTANT NOTICE

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

## ADDRESS

Wolfson Microelectronics plc

## Westfield House

26 Westfield Road
Edinburgh
EH11 2QB

Tel :: +44 (0)131 2727000
Fax :: +44 (0)131 2727001
Email :: sales@wolfsonmicro.com

## REVISION HISTORY

| DATE | REV | ORIGINATOR | CHANGES |
| :---: | :---: | :---: | :--- |
| $19 / 01 / 10$ | 4.2 | CT | Updated Figure 3 Slave Mode Digital Timing Diagram to latest format. p12. |
|  |  |  | Updated Table 3 Specifications to match Figure 3. p12. |

