
4.5Vdc -14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current



RoHS Compliant

Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Industrial applications
- Telecommunications equipment



Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006
- Input voltage from 4.5Vdc to 14Vdc
- Output voltage programmable from 0.7 Vdc to 2.0Vdc via external resistor
- Output current up to 50A
- Tunable control loop for fast transient response
- True differential remote sense
- Negative remote On/Off logic
- Output voltage sequencing (EZ-SEQUENCE [™])
- Output over current protection (non-latching)
- Over temperature protection
- Monotonic startup under pre-bias conditions
- Parallel operation with active current sharing
- Small size and low profile:

33 mm x 22.9 mm x 10 mm (max.)

(1.3 in x 0.9 in x 0.393 in (max.))

- Wide operating temperature range [-40°C to 85°C(Regular)]
- ANSI/UL* 62368-1 and CAN/CSA⁺ C22.2 No. 62368-1 Recognized, DIN VDE[‡] 0868-1/A11:2017 (EN62368-1:2014/A11:2017
- ISO** 9001 and ISO 14001 certified manufacturing facilities

Description

The GigaTLynxTM series of power modules are non-isolated dc-dc converters that can deliver up to 50A of output current. These modules operate over a wide range of input voltage ($V_{IN} = 4.5$ Vdc-14Vdc) and provide a precisely regulated output voltage from 0.7Vdc to 2.0Vdc, programmable via an external resistor. Features include remote On/Off, adjustable output voltage, over current and over temperature protection, output voltage sequencing and paralleling. The Tunable LoopTM feature, allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.

- * UL is a registered trademark of Underwriters Laboratories, Inc.
- ⁺ CSA is a registered trademark of Canadian Standards Association.
- ⁺ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
- ** ISO is a registered trademark of the International Organization of Standards



4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	V _{IN}	-0.3	14	Vdc
Continuous					
Sequencing pin voltage	All	Vseq	-0.3	4	Vdc
Operating Ambient Temperature	All	TA	-40	85	°C
(see Thermal Considerations section)					
Storage Temperature	All	T _{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	Vo,set ≤ 2.0	V _{IN}	4.5	_	14	Vdc
Maximum Input Current	All	I _{IN,max}				Adc
(V_{IN} = $V_{IN, min}$ to $V_{IN, max}$, I_0 = $I_{O, max}$)					26	
Inrush Transient	All	l ² t			1	A ² s
Input No Load Current	V _{O,set} = 0.7Vdc	I _{IN,No load}		73.4		mA
$(V_{IN} = V_{IN, nom}, Io = 0, module enabled)$	V _{o,set} = 1.8Vdc	I _{IN,No load}		136		mA
Input Stand-by Current	All	I _{IN,stand-by}		1.3		mA
$(V_{IN} = V_{IN, nom}, module disabled)$						
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1 μ H source impedance; V _{IN, min} to V _{IN, max} , I _O = I _{Omax} ; See Test configuration section)	All				73	mAp-p
Input Ripple Rejection (120Hz)	All			50		dB

CAUTION: This power module is not internally fused. An input line fuse must always be used.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to an integrated part of sophisticated power architecture. To preserve maximum flexibility, internal fusing is not included; however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a surface mount, fast acting fuse (ie. Littelfuse 456030 series) with a maximum rating of 30 A (see Safety Considerations section). Based on the information provided in this data sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data sheet for further information.

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Voltage Set-point	All	V _{O, set}	-1.0		+1.0	% V _{O, set}
(V _{IN} =V _{IN,nom} , I _O =I _{O, nom} , T _{ref} =25°C)		V O, set	-1.0		11.0	70 V 0, set
Output Voltage	All	V _O , set	-2.0		+2.0	% V _{O, set}
(Over all operating input voltage, resistive load, and temperature conditions until end of life)						
Adjustment Range	All	Vo	0.7		2.0	Vdc
Selected by an external resistor						
Output Regulation						
Line (V _{IN} =V _{IN, min} to V _{IN, max})	All		_		5	mV
Load (Io=Io, min to Io, max)	All		_		8	mV
Temperature ($T_{ref}=T_{A, min}$ to $T_{A, max}$)	All		_		8	mV
Remote Sense Range	All				0.5	Vdc
Output Ripple and Noise on nominal output						
(V_IN=V_IN, nom and I_O=I_O, min to I_O, max						
Cout = 1µF ceramic//2x10µF ceramic capacitors)						
Peak-to-Peak (5Hz to 20MHz bandwidth)	All				50	mV _{pk-pk}
External Capacitance 1						
Without the Tunable Loop [™]						
$\text{ESR} \ge 1 \text{ m}\Omega$	All	C _{O, max}	_		1200	μF
$\text{ESR} \ge 10 \text{ m}\Omega$	All	C _{O, max}	_		10000	μF
With the Tunable Loop						
$\text{ESR} \ge 1 \text{ m}\Omega$	All	C _{O, max}			20000	μF
$\text{ESR} \ge 10 \text{ m}\Omega$	All	C _O , max			20000	μF
Output Current	All	l _o	0		50A	Adc
Output Current Limit Inception (Hiccup Mode)	All	I _{O, lim}	140	180	210	% 1₀
Output Short-Circuit Current	All	I _{O, s/c}	3.0	5.5	8.5	Adc
(V₀≤250mV) (Hiccup Mode)						
Efficiency	V _{O, set} = 0.7Vdc	η	80	81.1		%
V _{IN} = 12V, T _A =25°C	V _{O,set} = 1.2Vdc	η	84.3	87.0		%
Io=Io, max, Vo= Vo,set	V _{O,set} = 1.8Vdc	η	87.3	90.1		%
Switching Frequency	All	f _{sw}	247	260	273	kHz

General Specifications

Parameter	Min	Тур	Max	Unit
Telcordia Issue 2, Method I, Case 3, Calculated MTBF ($I_0=I_{0, max}$, $T_A=40^{\circ}C$)	4,755,661		Hours	
Weight	12.80 (0.45)	14.22 (0.5)	15.64 (0.55)	g (oz.)

¹ External capacitors may require using the new Tunable LoopTM feature to ensure that the module is stable as well as getting the best transient response. See the Tunable $\operatorname{Loop}^{\operatorname{TM}}$ section for details.

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter		Device	Symbol	Min	Тур	Max	Unit
On/Off Signal Interface							
(VIN=VIN, min to VIN, max; Sig	hal referenced to GND		Γ		1	T	
Negative Logic:							
Logic High (Module OFF							
Input High Curren		All	Ін	0.5	—	3.3	mA
Input High Voltage		All	Viн	3.0	_	V _{IN_max}	V
Logic Low (Module ON)							
Input Low Current		All	lı∟	—	—	200	μΑ
Input Low Voltage		All	VIL	-0.3	—	0.6	V
Turn-On Delay and Rise T	imes						
$(I_O=I_{O, max}, V_{IN}=V_{IN, nom}, T_A=$	= 25 °C,)						
-	t Logic Low (for Negative Logic module) or t Logic High (for Positive Logic module)						
The delay from the time input power is applied (delay from instant at which V_{IN} = V_{IN_min} until Vo = 10% of Vo,set)		All	Tdelay	3.0	4.8	7.0	msec
Case 2: Input Power is applied for at least one second and then On/Off input is set to Logic Low (for Negative Logic Module) or Logic High (for Positive Logic Module)							
The delay from the instant at which Von/off = 0.3V until Vo = 10% of Vo,set		All	Tdelay	3.0	4.8	7.0	msec
Output Voltage Rise Time 90% of Vo,set	(time for Vo to rise from 10% of Vo,set to	All	Trise	2.0	3.6	4.2	msec
Output voltage overshoo	t – Startup				_	3	% of Vset
Over Temperature Protect	tion	All	T _{ref}		125		°C
(See Thermal Considerati	on section)						
Sequencing Slew rate cap	ability	All	dVseq/dt		-	2	V/msec
(VIN, min to VIN, max; IO, min to	D I _{O, max} VSEQ < Vo)						
Sequencing Delay time (D	elay from V _{IN, min}						
to application of voltage on SEQ pin)		All	TSEQ-delay	10			msec
Tracking Accuracy	Power-up (2V/ms)	All	Vseq –Vo		200	400	mV
	Power-down (1V/ms)		Vseq –Vo		100	200	mV
	(VIN, min to VIN, max; IO, min to IO, max VSEQ < Vo)						

Feature Specifications (Continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Input Undervoltage Lockout						
Turn-on Threshold	All		4.01	4.26	4.6	V
Turn-off Threshold	All		3.9	4.04	4.4	V
Hysteresis	All		0.1	0.22	0.65	Vdc
Forced Load Share Accuracy	All		_	10		% lo
Number of units in Parallel	All				5	
PGOOD (Power Good)						
Internal pull-up, V _{PGOOD}	All			5		V
Overvoltage threshold for PGOOD	All			112.5		%V _{0, set}
Undervoltage threshold for PGOOD	All			87.5		%V _{O, set}

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

The following figures provide typical characteristics for the 12V Giga TLynx[™] 50A at 0.7Vo and at 25°C **Characteristic Curves**




Figure 1. Converter Efficiency versus Output Current.





Figure 3. Typical output ripple and noise (VIN = 12V, Io = Io,max).








Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




Figure 4. Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cext =5x47uF+

+22x330uFpolymer,CTune=330nF,RTune=100ohms





Figure 6. Typical Start-up Using Input Voltage (VIN = 12V, Io = Io,max).


4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

The following figures provide typical characteristics for the 12V Giga TLynx[™] 50A at 1.2 Vo and at 25°

Characteristic Curves













Figure 9. Typical output ripple and noise (VIN = 12V, Io = Io,max).









AMBIENT TEMPERATURE, TA ^OC









+13x330uFpolymer,CTune=120nF,RTune=180ohms






Figure 12. Typical Start-up Using Input Voltage ($V_{IN} = 12V$, $I_0 = I_{0,max}$).

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current


The following figures provide typical characteristics for the 12V Giga TLynx[™] 50A at 1.8 Vo and at 25°C. **Characteristic Curves**





AMBIENT TEMPERATURE, TA ^OC





TIME, t (1µs/div)






Figure 17. Typical Start-up Using On/Off Voltage (Io = Io,max).

Figure 14. Derating Output Current versus Ambient Temperature and Airflow.



TIME, t (0.1ms /div)







Figure 18. Typical Start-up Using Input Voltage (VIN = 12V, I₀ = I₀,max).


4.5Vdc -14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Test Configurations




OTE: Measure input reflected ripple current with a simulated source inductance (L_{TEST}) of 1µH. Capacitor C_S offsets possible battery impedance. Measure current as shown above.





NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.





terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 21. Output Voltage and Efficiency Test Setup.

$$\label{eq:efficiency} \text{Efficiency} \quad \eta \ = \ \frac{V_0. \ I_0}{V_{IN} \ I_{IN}} \quad x \ \ 100 \ \ \%$$

Design Considerations

Input Filtering

The Giga TLynx[™] module should be connected to a low acimpedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 22 shows the input ripple voltage for various output voltages at maximum load current with $2x22 \mu$ F or $4x22 \mu$ F or $4x47 \mu$ F ceramic capacitors and an input of 12V.




Figure 22. Input ripple voltage for various output voltages with 2x22 μ F, 4x22 μ F or 4x47 μ F ceramic capacitors at the input (maximum load). Input voltage is 12V

Output Filtering

The Giga TLynxTM modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1 μ F ceramic and 10 μ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 23 provides output ripple information for different external capacitance values at various Vo and for full load currents. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop feature described later in this data sheet.

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Feature Descriptions




Figure 23. Output ripple voltage for various output voltages with external 2x10 μ F, 2x47 μ F, 4x47 μ F or 8x47 μ F ceramic capacitors at the output (50A load). Input voltage is 12V.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL ANSI/UL* 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE 0868-1/A11:2017 (EN62368-1:2014/A11:2017).

For the converter output to be considered meeting the Requirements of safety extra-low voltage (SELV) or ES1, the input must meet SELV/ES1 requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV. The input to these units is to be provided with a surface mount, fast acting fuse (ie. Littelfuse 456030 series) with a maximum rating of 30A in the positive input lead.

Remote On/Off

The GigaTLynxTM SMT power modules feature a On/Off pin for remote On/Off operation. With the available Negative Logic On/Off feature, (no device code suffix, see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal is always referenced to ground. If not using the On/Off pin, connect the pin to ground (the module will be ON). The On/Off signal (Von/off) is referenced to ground. On/Off circuit configuration is shown in Fig. 24. The On/Off pin should be pulled high with an external pull-up resistor (suggested value for the 4.5V to 14V input range is 20Kohms). When transistor Q2 is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the internal UVLO pin going high and turning on the module.




Figure 24. Circuit configuration for using negative On/Off logic.

During a Logic High on the On/Off pin (transistor Q2 is OFF), the module remains OFF. The external resistor R3 should be chosen to maintain 1.0V minimum on the On/Off pin to ensure that the module is OFF when transistor Q2 is in the OFF state. Suitable value for R3 is 12.1K. During Logic-Low when Q2 is turned ON, the module is turned ON.

The On/Off pin can also be used to synchronize the output voltage start-up and shutdown of multiple modules in parallel. By connecting On/Off pins of multiple modules, the output startup can be synchronized (please refer to characterization curves).

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit should operate normally once the output current is brought back into its specified range.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shutdown if the overtemperature threshold of 125° C is exceeded at the thermal reference point T_{ref}. The thermal shutdown is not intended as a guarantee that the unit will survive temperatures beyond its rating. Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, module operation will be disabled. The module will begin to operate at an input voltage above the undervoltage lockout turnon threshold.

Output Voltage Programming

The output voltage of the GigaTLynx[™] can be programmable to any voltage from 0.7 Vdc to 2.0Vdc by connecting a single resistor (shown as Rtrim in Figure 25) between the TRIM+ and TRIM pins of the module. The following equation will be used to set the output voltage of the module:

$$R_{trim} = \left[\frac{14000}{Vo - 0.7}\right]\Omega$$

By using a $\pm 0.5\%$ tolerance trim resistor with a TC of ± 100 ppm, a set point tolerance of $\pm 1.5\%$ can be achieved as specified in the electrical specification. Table 1 provides Rtrim values required for some common output voltages. The POL Programming Tool, available at www.lineagepower.com under the Design Tools section, helps determine the required external trim resistor needed for a specific output voltage.

Та	bl	e	1
	~	· •	_

V _{O, set} (V)	<i>Rtrim (</i> KΩ)
0.7	Open
1.0	46.6
1.2	28
1.5	17.5
1.8	12.7




Figure 25. Circuit configuration to program output voltage using an external resistor.

Remote Sense

The GigaTLynx[™] SMT power modules have differential Remote Sense to minimize the effects of distribution losses by regulating the voltage at the Remote Sense pin. The voltage between the SENSE pin and VOUT pin must not exceed 0.5V. Note that the output voltage of the module cannot exceed the specified maximum value. This includes the voltage drop between the SENSE and Vout pins. When the Remote Sense feature is not being used, connect the SENSE pin to the VOUT pin.

Voltage Margining

Output voltage margining can be implemented in the Giga TLynx[™] modules by connecting a resistor, R_{margin-up}, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R_{margin-down}, from the Trim pin to output pin for margining-down. Figure 26 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.lineagepower.com under the Design Tools section, also calculates the values of R_{margin-up} and R_{margin-down} for a specific output voltage and % margin. Please consult your local Lineage Power technical representative for additional details.

Monotonic Start-up and Shutdown

The Giga TLynx[™] modules have monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

GE

50A GigaTLynx[™]: Non-Isolated DC-DC Power Modules

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Startup into Pre-biased Output

The Giga TLynx[™] modules can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage. Note that prebias operation is not supported when output voltage sequencing is used.




Figure 26. Circuit Configuration for margining Output voltage. Output Voltage Sequencing




Figure 27. Circuit showing connection of the sequencing signal to the SEQ pin.

The Giga TLynx[™] modules include a sequencing feature, EZ-SEQUENCE[™] that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin. For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected or tied to GND so that the module is ON by default. After applying input voltage to the module, a minimum 10msec delay is required before applying voltage on the SEQ pin. Alternatively, input voltage can be applied while the unit is OFF and then the unit can be enabled. In this case the SEQ signal must be applied 10ms after the unit is enabled. This delay gives the module enough time to complete its internal power-up soft-start cycle. During the delay time, the SEQ pin may be held to ground. During the delay time, the SEQ pin should be held close to ground (nominally $50mV \pm 20 mV$). This is required to keep the internal op-amp out of saturation thus preventing output overshoot during the start of the sequencing ramp. The resistor R1 (see fig. 27) has been designed into the module to achieve 50mV ± 20mV at the inverting input, and is calculated according to the following equation

$$R1 = \frac{24950}{VREG - 0.05}$$
 ohms

The voltage at the sequencing pin will be 50mV when the sequencing signal is at zero. The VREG is generated inside the module with a nominal value of 5.1V.

After the 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt bases until the output reaches the set-point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

When using the EZ-SEQUENCE[™] feature to control start-up of the module, pre-bias immunity during start-up is disabled. The prebias immunity feature of the module relies on the module being in the diode-mode during start-up. When using the EZ-SEQUENCE[™] feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when the voltage at the SEQ pin is applied. This will result in the module sinking current if a pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCE[™] feature must be disabled. For additional guidelines on using the EZ-SEQUENCE[™] feature please contact the Lineage Power technical representative for additional information.

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Active Load Sharing (-P Option)

GE

For additional power requirements, the Giga TLynx[™] power module is also available with a parallel option. Up to five modules can be configured, in parallel, with active load sharing.

Good layout techniques should be observed when using multiple units in parallel. To implement forced load sharing, the following connections should be made:

- The share pins of all units in parallel must be connected together. The path of these connections should be as direct as possible.
- All remote-sense pins should be connected to the power bus at the same point, i.e., connect all the SENSE(+) pins to the (+) side of the bus. Close proximity and directness are necessary for good noise immunity

Some special considerations apply for design of converters in parallel operation:

- When sizing the number of modules required for parallel operation, take note of the fact that current sharing has some tolerance. In addition, under transient conditions such as a dynamic load change and during startup, all converter output currents will not be equal. To allow for such variation and avoid the likelihood of a converter shutting off due to a current overload, the total capacity of the paralleled system should be no more than 90% of the sum of the individual converters. As an example, for a system of four Giga TLynx[™] converters in parallel, the total current drawn should be less that 90% of (4 x 50A), i.e. less than 180A.
- All modules should be turned on and off together. This is so that all modules come up at the same time avoiding the problem of one converter sourcing current into the other leading to an overcurrent trip condition. To ensure that all modules come up simultaneously, the on/off pins of all paralleled converters should be tied together and the converters enabled and disabled using the on/off pin.
- The share bus is not designed for redundant operation and the system will be non-functional upon failure of one of the unit when multiple units are in parallel. In particular, if one of the converters shuts down during operation, the other converters may also shut down due to their outputs hitting current limit. In such a situation, unless a coordinated restart is ensured, the system may never properly restart since different converters will try to restart at different times causing an overload condition and subsequent shutdown. This situation can be avoided by having an external output voltage monitor circuit that detects a shutdown condition and forces all converters to shut down and restart together.

When not using the active load share feature, share pins should be left unconnected.

Power Good

The Giga TLynx[™] modules provide a Power Good (PGOOD) signal to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a

low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going $\pm 12.5\%$ outside the setpoint value. The PGOOD terminal is internally pulled-up and provides a voltage of ~5V, when asserted, thus eliminating the need for an external source and pull-up resistor. Additional external drive capability can be provided to the PGOOD terminal by using a source less than 5V and a suitable pull-up resistor to keep the overall external current below 4.5mA

Tunable Loop

The Giga TLynx[™] modules have a new feature that optimizes transient response of the module called Tunable Loop[™].

External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Fig. 23) and to reduce output voltage deviations from the steadystate value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop[™] allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop[™] is implemented by connecting a series R-C between the SENSE and TRIM+ pins of the module, as shown in Fig. 28. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure. 28. Circuit diagram showing connection of R_{TUNE} and C_{TUNE} to tune the control loop of the module.

Recommended values of R_{TUNE} and C_{TUNE} for different output capacitor combinations are given in Tables 2 and 3. Table 2 shows the recommended values of R_{TUNE} and C_{TUNE} for different values of ceramic output capacitors up to 2000uF that might be needed for an application to meet output ripple and noise requirements. Selecting R_{TUNE} and C_{TUNE} according to Table 2 will ensure stable operation of the module.

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of R_{TUNE} and C_{TUNE} in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 25A to 50A step change (50% of full load), with an input voltage of 12V.

Please contact your Lineage Power technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values or input voltages other than 12V.

Table 2. General recommended values of of R_{TUNE} and C_{TUNE} for Vin=12V and various external ceramic capacitor combinations.

Co	1 x 47uF	2x47uF	4x47uF	6x47uF	10 x 47uF	20 x 47uF
R _{TUNE}	330	330	330	330	270	270
C _{TUNE}	330pF	560pF	1200pF	1800pF	2200pF	5600pF

Table 3. Recommended values of R_{TUNE} and C_{TUNE} to obtain transient deviation of $\leq 2\%$ of Vout for a 25A step load with Vin=12V.

Vo	1.8V	1.2V	0.7V
	5x47uF +	5x47uF +	5x47uF +
	8x330uF	13x330uF	22x330uF
Co	polymer	polymer	polymer
R _{TUNE}	220	180	100
C _{TUNE}	47nF	120nF	330nF
ΔV	35mV	23mV	14mV

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Thermal Considerations

Power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 29. Note that the airflow is parallel to the short axis of the module as shown in Figure 30. The derating data applies to airflow in either direction of the module's short axis.




Figure 29. Thermal Test Setup.

The thermal reference points, T_{ref} used in the specifications is shown in Figure 30. For reliable operation the temperatures at this point should not exceed 125°C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.





Figure 30. Preferred airflow direction and location of hot-spot of the module (Tref).

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Example Application Circuit

Requirements:		
Vin:	12V	
Vout:	1.8V	
lout:	37.5A max., worst case load transient is from 25A to 37.5A	
∆Vout:	1.5% of Vout (27mV) for worst case load transient	
Vin, ripple	1.5% of Vin (180mV, p-p)	
Vin+		Vout+
f	VOUT	



CI1	4x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)
CI2	200µF/16V bulk electrolytic
CO1	5 x 47µF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)
CO2	8 x 330μF/6.3V Polymer (e.g. Sanyo Poscap)
CTune	47nF ceramic capacitor (can be 1206, 0805 or 0603 size)
RTune	220 ohms SMT resistor (can be 1206, 0805 or 0603 size)
RTrim	12.7k Ω SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current


Mechanical Outline of Module

Dimensions are in millimeters and (inches).


GE


Tolerances: x.x mm \pm 0.5 mm (x.xx in. \pm 0.02 in.) [unless otherwise indicated]

x.xx mm \pm 0.25 mm (x.xxx in \pm 0.010 in.)










-PIN SIZE 0.062" Ø 8 PLACES



PIN	FUNCTION			
1	VIN			
2	GND			
3	VOUT			
4	VOUT			
5	GND			
6	VIN			
7	SEQ			
8	PGOOD			
9	ON/OFF			
10	VS-			
11	VS+			
12	+TRIM			
13	-TRIM			
14	SHARE			


4.5Vdc -14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Mechanical Outline

Dimensions are in inches and (millimeters).

Tolerances: x.xx in. \pm 0.02 in. (x.x mm \pm 0.5 mm) [unless otherwise indicated]

x.xxx in \pm 0.010 in. (x.xx mm \pm 0.25 mm)




RECOMMENDED FOOTPRINT -THRU THE BOARD-

PIN	FUNCTION				
1	VIN				
2	GND				
3	VOUT				
4	VOUT				
5	GND				
6	VIN				
7	SEQ				
8	PGOOD				
9	ON/OFF				
10	VS-				
11	VS+				
12	+TRIM				
13	-TRIM				
14	SHARE				

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Packaging Details

The Giga TLynx[™] SMT modules are supplied in tape & reel as standard. Modules are shipped in quantities of 140 modules per reel.



All Dimensions are in millimeters and (in inches).

Reel Dimensions

Outside diameter:	330.2 (13.0)			
Inside diameter:	177.8 (7.0)			
Tape Width:	56.0 (2.20)			

Surface Mount Information

Pick and Place

The Giga TLynx[™] SMT modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300°C. The label also carries product information such as product code, serial number and location of manufacture.




Figure 31. Pick and Place Location.

Nozzle Recommendations

The module weight has been kept to a minimum by using open frame construction. Even so, these modules have a relatively large mass when compared to conventional SMT components. Variables such as nozzle size, tip style, vacuum pressure and pick & placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 5 mm max.

Bottom Side Assembly

This module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process. If assembly on the bottom side is planned, please contact Lineage Power for special manufacturing process instructions.


Lead-free (Pb-free) Soldering

The –Z version Giga TLynx modules are lead-free (Pb-free) and RoHS compliant and are both forward and backward compatible in a Pb-free and a SnPb soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

Pb-free Reflow Profile

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 5-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC).

Recommended linear reflow profile using Sn/Ag/Cu solder:



NOTE: Soldering outside of the recommended profile requires testing to verify results and performance.


Tin Lead Soldering

The Giga TLynx[™] SMT power modules are lead free modules and can be soldered either in a lead-free solder process or in a conventional Tin/Lead (Sn/Pb) process. It is recommended that the customer review data sheets in order to customize the solder reflow profile for each application board assembly. The following instructions must be observed when soldering these units. Failure to observe these instructions may result in the failure of or cause damage to the modules, and can adversely affect long-term reliability.

In a conventional Tin/Lead (Sn/Pb) solder process peak reflow temperatures are limited to less than 235°C. Typically, the eutectic solder melts at 183°C, wets the land, and subsequently wicks the device connection. Sufficient time must be allowed to fuse the plating on the connection to ensure a reliable solder joint. There are several types of SMT reflow technologies currently used in the industry. These surface mount power modules can be reliably soldered using natural forced convection, IR (radiant infrared), or a combination of convection/IR. For reliable soldering the

4.5Vdc –14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

solder reflow profile should be established by accurately measuring the modules CP connector temperatures.



REFLOW TIME (S)

Figure 32. Reflow Profile for Tin/Lead (Sn/Pb) process.




Figure 33. Time Limit Curve Above 205°C Reflow for Tin Lead (Sn/Pb) process.

MSL Rating

The Giga TLynx[™] SMT modules have a MSL rating of 2a.

Storage and Handling

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. B (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of <= 30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.

Post Solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning* Application Note (AN04-001).

4.5Vdc -14Vdc input; 0.7Vdc to 2.0Vdc output; 50A Output Current

Ordering Information

Please contact your Lineage Power Sales Representative for pricing, availability and optional features.

Table 6. Device Codes

Device Code	Input Voltage Range	Output Voltage	•		Sequencing	Comcodes	
APTS050A0X3-SRPHZ	4.5 – 14Vdc	0.7 – 2.0Vdc	50A	Negative	Yes	CC109155314	

Table 7. Coding Scheme

TLynx family	Sequencing feature.	Input voltage range	Output current	Output voltage	On/Off logic	Remote Sense	Options	ROHS Compliance
AP	т	S	050A0	Х		3	-SRPH	Z
	T = with Seq.	S = 4.5 - 14V	50A	X = programmab le output	No entry = negative 4 = positive	3 = Remote Sense	S = Surface Mount R = Tape&Reel P = Paralleling H=2 ground pins	Z = ROHS6

Contact Us

For more information, call us at

USA/Canada:

+1 888 546 3243, or +1 972 244 9288

Asia-Pacific:

+86-21-53899666

Europe, Middle-East and Africa: +49.89.878067-280

Go.ABB/Industrial

GE Critical Power reserves the right to make changes to the product(s) or information contained herein without notice, and no liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Non-Isolated DC/DC Converters category:

Click to view products by ABB manufacturer:

Other Similar products are found below :

PSR152.5-7IR
APTH003A0X-SRZ
SPM1004-3V3C
R-785.0-05
10E24-P15-10PPM
1E24-P4-25PPM-SHV-5KV
CA-17205-L4

PROPOWER-3.3V
MYGTM01210BZN
JRCS016A0S4-HZ
3V12-N0.8
6AA24-P30-I5-M
BM2P101X-Z
ROF-78E12-0.5SMD-R

RPMA5.0-8.0/OF
RPX-4.0-CT
PTV03010WAD
PTV05020WAH
PTV12010LAH
PTV12020WAD
R-7212D
R-7212P
R-78AA5.0

1.0SMD
30A24-N15-E
10A12-P4-M
10C24-N250-I5
10C24-P125
10C24-P250-I5
6A24-P20-I10-F-M-25PPM
1A24-P30-F-M-C
TSR 1

24150SM
1/2AA24-N30-I10
1C24-N125
12C24-N250
V7806-1500
PTV12020LAH
PTV05010WAH
PTN04050CAZT
PTH12020WAD

PTH12020LAS
PTH05T210WAH
PTH05030WAZ
V7803-2000R
AXA005A0XZ
NSR020A0X43Z
TPS82677SIPR
OKR-T/30-W12-C

NID30S24-15
NID30S48-24
LXDC2HL25A-053
State
<td