## S-35770 A Series

CONVENIENCE TIMER

## AUTOMOTIVE, $125^{\circ} \mathrm{C}$ OPERATION, 2-WIRE COUNTER

© ABLIC Inc., 2015-2019
Rev.2.0_00

The convenience timer is a CMOS timer IC which operates with low current consumption, and is suitable for the time management of the relative time.
The S-35770 Series counts the number of clocks input from an external device.
The counter of the S-35770 Series is a 24-bit binary-up counter.
The counter data can be read via a 2 -wire serial interface.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product in the purpose, contact to ABLIC Inc. is indispensable.

## ■ Features

- External clock signal count function:
- Low current consumption:
- Wide range of operation voltage:
- 2-wire ( ${ }^{2} \mathrm{C}$-bus) CPU interface
- Operation temperature range:
- Lead-free (Sn 100\%), halogen-free
- AEC-Q100 qualified*1

Countable from 0 to 16,777,215, with output pin for counter loop flag $0.01 \mu \mathrm{~A}$ typ. $\left(\mathrm{V} D \mathrm{FD}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right.$, out of communication (CLKIN pin $\left.=0 \mathrm{~V}\right)$ ) 1.5 V to 5.5 V
$\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
*1. Contact our sales office for details.

## Application

- Various pulse counters


## Package

- TMSOP-8


## ■ Block Diagram



Figure 1

## ■ AEC-Q100 Qualified

This IC supports AEC-Q100 for operation temperature grade 1.
Contact our sales office for details of AEC-Q100 reliability specification.

## ■ Product Name Structure

1. Product name

*1. Refer to the tape drawing.
*2. A sequence number added by the optional function that is user-selected.

## 2. Package

Table 1 Package Drawing Codes

| Package Name | Dimension | Tape | Reel |
| :---: | :---: | :---: | :---: |
| TMSOP-8 | FM008-A-P-SD | FM008-A-C-SD | FM008-A-R-SD |

3. Product name list

Table 2

| Product Name | $\overline{\text { RST Pin }}{ }^{* 1}$ | LOOP Pin Output Form ${ }^{* 2}$ | LOOP Pin Output ${ }^{* 3}$ |
| :---: | :---: | :--- | :--- |
| S-35770E01A-K8T2U | Without pull-up resistor | CMOS output | "L" |

*1. The pin with / without pull-up resistor is selectable. Refer to "■ Pin Functions".
*2. The pin of Nch open-drain output / CMOS output is selectable. Refer to "■ Pin Functions".
*3. The output status at power-on.
Remark Please contact our sales office for products with specifications other than the above.

## ■ Pin Configuration

1. TMSOP-8

Table 3 List of Pins


Figure 2

| Pin No. | Symbol | Description | I/O | Configuration |
| :---: | :--- | :--- | :---: | :---: |
| 1 | RST | Input pin for <br> reset signal | Input | CMOS input <br> (With / without <br> pull-up resistor is selectable) |
| 2 | NC$^{* 1}$ | No connection | - | - |
| 3 | CLKIN | Input pin for <br> external clock | Input | CMOS input |
| 4 | VSS | GND pin | - | - |
| 5 | LOOP | Output pin for <br> counter loop flag | Output | Nch open-drain output / <br> CMOS output is selectable |
| 6 | SDA | I/O pin for serial <br> data | Bi-directional | Nch open-drain output, <br> CMOS input |
| 7 | SCL | Input pin for <br> serial clock | Input | CMOS input |
| 8 | VDD | Pin for positive <br> power supply | - | - |

*1. The NC pin is electrically open.
Therefore, leave it open or connect it to VDD pin or VSS pin.

## - Pin Functions

1. SDA (I/O for serial data) pin

This is a data input / output pin for $I^{2} \mathrm{C}$-bus interface. The SDA pin inputs / outputs data by synchronizing with a clock pulse from the SCL pin. This pin has CMOS input and Nch open-drain output. Generally in use, the SDA pin is pulled up to $V_{D D}$ potential via a resistor, and is used with wired-OR connection of other device of Nch open-drain output or open collector output.
2. SCL (Input for serial clock) pin

This is a clock input pin for $I^{2} \mathrm{C}$-bus interface. The SDA pin inputs / outputs data by synchronizing with this clock
3. $\overline{\mathrm{RST}}$ (Input for reset signal) pin

This pin inputs the reset signal. The counter is reset when inputting "L" to the $\overline{\mathrm{RST}}$ pin. When inputting " H " to the $\overline{\text { RST }}$ pin, the count-up action of the counter is started.
Also, the RST pin with / without a pull-up resistor can be selected.
4. CLKIN (Input for external clock) pin

This pin inputs an external clock. The counter is incremented by 1 when the CLKIN pin input changes from "L" to " H ".
5. LOOP (Output for counter loop flag) pin

Each time the counter loops back to 0 after reaching 16,777,215, the LOOP pin performs a toggle operation.
Regarding the operation of the LOOP pin, refer to "■ LOOP Pin".
The LOOP pin output form of Nch open-drain output / CMOS output can be selected.

## 6. VDD (Positive power supply) pin

Connect this pin with a positive power supply. Regarding the values of voltage to be applied, refer to "■ Recommended Operation Condition".

## 7. VSS pin

Connect this pin to GND.

## ■ Equivalent Circuits of Pins



Figure 3 CLKIN Pin and SCL Pin


Figure $5 \overline{\text { RST }}$ Pin (With Pull-up Resistor)


Figure 7 LOOP Pin (Nch Open-drain Output)


Figure 4 SDA Pin


Figure $6 \quad \overline{\text { RST }}$ Pin (Without Pull-up Resistor)


Figure 8 LOOP Pin (CMOS Output)

## ■ Absolute Maximum Ratings

Table 4

| Item | Symbol | Applied Pin | Absolute Maximum Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD | - | $\mathrm{V}_{\text {ss }}-0.3$ to $\mathrm{V}_{\text {ss }}+6.5$ | V |
| Input voltage | VIN | CLKIN, SDA, SCL, $\overline{\text { RST }}^{* 1}$ | Vss -0.3 to Vss +6.5 | V |
|  |  | RST*2 | $V_{S S}-0.3$ to $V_{\text {dD }}+0.3 \leq V_{S S}+6.5$ | V |
| Output voltage | Vout | SDA, LOOP*3 | $\mathrm{V}_{\text {ss }}-0.3$ to $\mathrm{V}_{\mathrm{Ss}}+6.5$ | V |
|  |  | LOOP*4 | $\mathrm{V}_{S S}-0.3$ to $\mathrm{V}_{\text {dD }}+0.3 \leq \mathrm{V}_{S S}+6.5$ | V |
| Operation ambient temperature*5 | Topr | - | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

*1. When a product without a pull-up resistor is selected.
*2. When a product with a pull-up resistor is selected.
*3. When an Nch open-drain output product is selected.
*4. When a CMOS output product is selected.
*5. Conditions with no condensation or frost. Condensation or frost causes short-circuiting between pins, resulting in a malfunction.

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## ■ Recommended Operation Condition

## Table 5

| Item | Symbol $=0 \mathrm{~V}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Condition | Min. | Typ. | Max. | Unit |  |  |
| Operation power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.5 | - | 5.5 | V |

## ■ DC Electrical Characteristics

Table 6

| Item | Symbol | Applied Pin | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption 1 | IDD1 | - | $V_{D D}=3.0 \mathrm{~V},$ <br> $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, <br> Out of communication <br> (CLKIN pin $=0 \mathrm{~V}$ ), <br> LOOP pin = no load | - | 0.01 | 0.1 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \\ & \mathrm{Ta}=+125^{\circ} \mathrm{C}, \end{aligned}$ <br> Out of communication <br> (CLKIN pin = 0 V ), <br> LOOP pin = no load | - | 0.7 | 0.95 | $\mu \mathrm{A}$ |
| Current consumption 2 | IdD2 | - | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \\ & \mathrm{fscL}=1 \mathrm{MHz}, \end{aligned}$ <br> During communication, LOOP pin $=$ no load | - | 170 | 300 | $\mu \mathrm{A}$ |
| High level input leakage current | IIzH | $\begin{aligned} & \frac{\text { CLKIN, SDA, SCL, }}{\mathrm{RST}} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | -0.5 | - | 0.5 | $\mu \mathrm{A}$ |
| Low level input leakage current | IIzL | $\begin{aligned} & \frac{\text { CLKIN, SDA, SCL, }}{\mathrm{RST}^{* 1}} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {ss }}$ | -0.5 | - | 0.5 | $\mu \mathrm{A}$ |
| High level output leakage current | lozh | SDA | $V_{\text {OUT }}=V_{\text {DD }}$ | -0.5 | - | 0.5 | $\mu \mathrm{A}$ |
| Low level output leakage current | lozL | SDA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {Ss }}$ | -0.5 | - | 0.5 | $\mu \mathrm{A}$ |
| High level input voltage | $\mathrm{V}_{1}$ | $\begin{aligned} & \frac{\text { CLKIN, SDA, SCL, }}{\mathrm{RST}^{* 1}} \\ & \hline \end{aligned}$ | - | $0.7 \times \mathrm{VdD}$ | - | $\mathrm{Vss}+5.5$ | V |
|  |  | $\overline{\text { RST }}{ }^{2}$ | - | $0.7 \times \mathrm{VDD}$ | - | $V_{D D}+0.3$ | V |
| Low level input voltage | VIL | CLKIN, SDA, SCL, $\overline{\mathrm{RST}}$ | - | Vss - 0.3 | - | $0.3 \times \mathrm{VDD}$ | V |
| Low level output voltage | Vol | SDA | $\mathrm{loL}=2.0 \mathrm{~mA}$ | - | - | 0.4 | V |
| Low level input current ${ }^{*}{ }^{2}$ | IIL | $\overline{\mathrm{RST}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \\ & \hline \end{aligned}$ | -100 | -30 | -5 | $\mu \mathrm{A}$ |

*1. When a product without a pull-up resistor is selected.
*2. When a product with a pull-up resistor is selected.

## ■ AC Electrical Characteristics

Table 7 Measurement Conditions

| Input pulse voltage | $\mathrm{V}_{\mathrm{IH}}=0.8 \times \mathrm{V}_{\mathrm{DD}}$, <br> $\mathrm{V}_{\mathrm{IL}}=0.2 \times \mathrm{V}_{\mathrm{DD}}$ |
| :--- | :--- |
| Input pulse rise / fall time | 20 ns |
| Output reference voltage | $\mathrm{V}_{\mathrm{OH}}=0.7 \times \mathrm{V}_{\mathrm{DD}}$, <br> $\mathrm{V}_{\mathrm{OL}}=0.3 \times \mathrm{V}_{\mathrm{DD}}$ |
| Output load | 100 pF |

Figure 9 Input / Output Waveform during AC Measurement
Table 8 AC Electrical Characteristics
$\left(\mathrm{Ta}=-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Item | Symbol | $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$ to 2.5 V |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 5.5 V |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| SCL clock frequency | fscl | 0 | 400 | 0 | 1000 | kHz |
| SCL clock "L" time | tow | 1.3 | - | 0.4 | - | us |
| SCL clock "H" time | $\mathrm{tHIGH}^{\text {l }}$ | 0.6 | - | 0.3 | - | us |
| SDA output delay time ${ }^{* 1}$ | $t_{A A}$ | - | 0.9 | - | 0.5 | $\mu \mathrm{s}$ |
| Start condition set-up time | tsu.sta | 0.6 | - | 0.25 | - | us |
| Start condition hold time | thd.STA | 0.6 | - | 0.25 | - | us |
| Data input set-up time | tsu.dat | 100 | - | 80 | - | ns |
| Data input hold time | thd. DAT | 0 | - | 0 | - | ns |
| Stop condition set-up time | tsu.sto | 0.6 | - | 0.25 | - | us |
| SCL, SDA rise time | $t_{R}$ | - | 0.3 | - | 0.3 | us |
| SCL, SDA fall time | $\mathrm{t}_{\mathrm{F}}$ | - | 0.3 | - | 0.3 | $\mu \mathrm{s}$ |
| Bus release time | tBuF | 1.3 | - | 0.5 | - | $\mu \mathrm{s}$ |
| Noise suppression time | $\mathrm{t}_{1}$ | - | 50 | - | 50 | ns |
| CLKIN clock frequency | fCLKIN | 0 | 400 | 0 | 1000 | kHz |
| CLKIN clock "L" time | tcLKIN_L | 1.3 | - | 0.4 | - | us |
| CLKIN clock "H" time | tCLKIN_H | 0.6 | - | 0.3 | - | us |
| CLKIN rise time | tCLKIN $\mathrm{R}^{\text {d }}$ | - | 0.3 | - | 0.3 | us |
| CLKIN fall time | tclein F | - | 0.3 | - | 0.3 | us |

*1. Since the output form of the SDA pin is Nch open-drain output, the SDA output delay time is determined by the values of the load resistance and load capacitance outside the IC. Figure 11 shows the relationship between the output load values.


Figure 10 Bus Timing


Figure 11 Output Load


Figure 12 CLKIN Pin Clock Timing

## ■ External Clock Signal Count Function

The S-35770 Series detects the change of the CLKIN pin from "L" to "H", and then starts the count-up action of the counter. The counter is a 24 -bit binary counter which can count from 0 to 16,777,215 (FFFFFF h). After reaching $16,777,215$, the S-35770 Series detects the change of the CLKIN pin from "L" to "H", the counter loops back to 0 . The counter value can be confirmed by reading the count register. To initialize the counter, input "L" to the $\overline{R S T}$ pin or input the reset command to the free register. Regarding the count register and the reset command, refer to "■ Configuration of registers".


Figure 13 Counter Operation
During communication, the S-35770 Series does not detect the change of the CLKIN pin from "L" to " H " and maintains the counter data. The duration of the communication is defined as the time period from the start condition to the stop condition. The count-up action of the counter is executed 1 time if the CLKIN pin is "L" when the start condition is recognized and if the CLKIN pin is " H " when the stop condition is recognized.


Figure 14 Counter Operation during Communication

## LOOP Pin

The S-35770 Series detects the change of the CLKIN pin from "L" to " H ", and then starts the count-up action of the counter. The counter loops back to 0 after reaching 16,777,215. At this time, the LOOP pin changes from " H " to " L ". To change the LOOP pin to " H ", input "L" to the RST pin or input the reset command to the free register.
Furthermore, if the counter loops back to 0 again after reaching $16,777,215$ under the condition the LOOP pin maintains "L", the LOOP pin changes from "L" to "H". In other word, each time the counter loops back to 0 after reaching $16,777,215$, the LOOP pin performs a toggle operation.

Remark The above description is the example of Nch open-drain output product. In CMOS output product, the LOOP pin output is the inverse logic of Nch open-drain output product.


Figure 15 LOOP Pin Operation (Nch Open-drain Output)


Figure 16 LOOP Pin Operation (CMOS Output)

## Configuration of Registers

## 1. Count register

The count register is a 3-byte register that stores the counter value as binary code.
The count register is read-only.
Perform the read operation of the count register in 3-byte unit from CNT23 to CNTO.


Figure 17

## 2. Free register

The free register is a 3-byte register that can be freely read and written by the user. The lower 3 bits, RST2 to RST0 are used as a register to input the counter reset command. The counter is reset by writing RST2 = "0", RST1 = " 1 ", and RST0 = " 0 ". The data of F20 to F0 are not reset when inputting the reset command; however, the data when the reset command is input are set.
When only the data of F20 to F0 are rewritten without resetting the counter, write the data except for the above mentioned ones, such as RST2 $=$ " $1 "$, RST1 $=" 1 "$ and RST0 $=" 1 "$ to the free register.
Perform the write and read operation of the free register in 3-byte unit.


Figure 18

## Serial Interface

The S-35770 Series transmits and receives various commands via $I^{2} \mathrm{C}$-bus serial interface to read / write data.

## 1. Start condition

When SDA changes from "H" to "L" with SCL at "H", the S-35770 Series recognizes start condition and the access operation is started.

## 2. Stop condition

When SDA changes from "L" to "H" with SCL at " H ", the S-35770 Series recognizes stop condition and the access operation is completed. The S-35770 Series enters standby mode, consequently.


Figure 19 Start / Stop Condition

## 3. Data transmission and acknowledge

The data transmission is performed at every one byte after the start condition detection. Pay attention to the specification of tsu.DAT and thd.DAT when changing SDA, and perform the operation when SCL is "L". If SDA changes when SCL is " H ", the start / stop condition is recognized even during the data transmission, and the access operation will be interrupted.
Whenever a one-byte data is received during data transimmion, the receiving device returns an acknowledge. For example, as shown in Figure 20, assume that the S-35770 Series is a receiving device, and the master device is a transmitting device. If the clock pulse at the 8th bit falls, the master device releases SDA. Consequently, the S-35770 Series, as an acknowledge, sets SDA to "L" during the 9th bit pulse. The access operation is not performed properly when the S-35770 Series does not output an acknowledge.


Figure 20 Acknowledge Output Timing

## 4. Data transmission format

After the start condition transmission, the 1st byte is a slave address and a command (read / write bit) that shows the transmission direction at the 2nd byte or subsequent bytes.
The slave address of the S-35770 Series is specified to "0110010". The data can be written to the free register when read / write bit is " 0 ", and the data of count register or the free regiister can be read when read / write bit is " 1 ".
When the data can be written to the free register, input the data from the master device in order of B7 to B0. The acknowledge ("L") is output from the S-35770 Series whenever a one-byte data is input.
When the data of the count register or the free register can be read, the data from the S-35770 Series is output in order of B7 to B0 in byte unit. Input the acknowledge ("L") from the master device whenever a one-byte data is input. However, do not input the acknowledge for the last byte (NO_ACK). By this, the end of the data read is informed.
After the master device receives / transmits the acknowledge for the last byte data, input the stop condition to the S-35770 Series to finish the access operation.
When the master device inputs start condition instead of stop condition, the S-35770 Series becomes restart condition, and can transmit / receive the data if the master device inputs the slave address continuously.

Data write format

Data read format


Figure 21 Data Transmission Format of Serial Interface

In the time period from the start condition to the stop condition, the S-35770 Series does not detect the change of the CLKIN pin from "L" to "H" and maintains the counter data. Therefore, the output data of the count register does not change even if an external clock is input during a read operation of the count register.
Regarding the counter operation during communication, refer to "■ External Clock Signal Count Function".

## 5. Read operation of count register

Transmit the start condition and slave address from the master device. The slave address of the S-35770 Series is specified to " 0110010 ". The data of the count register can be read when the read / write bit is "1".
The 2nd byte to the 4th byte are used as the count register. Each byte from B7 is transmitted.
When the read operation of the count register is finished, transmit "1" (NO_ACK) to the acknowledge after B0 is output from the master device, and then transmit the stop condition.
The count register is a 3-byte register. "1" is read if the read operation is performed continuously after reading 3 bytes of the count register. Regarding the count register, refer to "■ Configuration of Registers".


Figure 22 Read Timing of Count Register

## 6. Write operation of free register

Transmit the start condition and slave address from the master device. The slave address of the S-35770 Series is specified to " 0110010 ". Next, transmit " 0 " to the read / write bit.
Transmit the 2nd byte data. Set $B 7$ to "1" since it is an address pointer. Set $B 6$ to $B 1$ to " 0 " or "1" since they are dummy data. Be sure to set B 0 to " 1 " since it is a test bit.
$B 7$ in the 3rd byte to $B 3$ in the 5th byte are used as the free register.
B2 to B0 (RST2 to RST0) in the 5th byte are used as a register to input the counter reset command. The counter is reset when transmitting RST2 = " 0 ", RST1 = "1" and RST0 = "0". When not resetting the counter, transmit the data except for the above mentioned ones, such as RST2 = "1", RST1 = "1" and RST0 = "1".
Transmit the stop condition from the master device to finish the access operation.
Regarding the free register, refer to "■ Configuration of Registers".
Write operation of the free register is performed each byte, so transmit the data in 3-byte unit. Note that the S-35770 Series may not operate as desired if the data is not transmitted in 3-byte unit.

*1. Set B 6 to B 1 to " 0 " or "1" since they are dummy data.
Figure 23 Write Timing of Free Register

## 7. Read operation of free register

Perform the read operation of the free register with the restart format. Regarding the restart format, refer to "4. Data transmission format".

Transmit the start condition and the slave address from the master device. The slave address of the S-35770 Series is specified to "0110010". Next, transmit " 0 " to the read / write bit.

B 7 in the 2nd byte is an address pointer. Set B 7 to " 0 " when reading the free register. Next, transmit the dummy data to B 6 to B 1 . Make sure to set B 0 to "1" since it is a test bit. This processing is called "dummy write".
Then transmit the start condition, the slave address and the read / write bit. If the read / write bit is set to " 1 ", the S-35770 Series becomes the mode to read the free register.
Consequently, the data of the free register is output from the S-35770 Series. Each byte from B7 is transmitted.
When the read operation of the free register is finished, transmit "1" (NO_ACK) to the acknowledge after B0 output from the master device, and then transmit the stop condition.

The free register is a 3-byte register. " 1 " is read if the read operation is performed continuously after reading 3 bytes of the free register.
Regarding the free register, refer to "■ Configuration of Registers".
Moreover, the internal address pointer is reset if recognizing the stop condition. Therefore, do not transmit the stop condition after dummy write operation. The counter data is read when reading the free register after transmission of the stop condition.


Figure 24 Read Timing of Free Register

## ■ Release of SDA

The RST pin of the S-35770 Series does not perform the reset operation of the communication interface. Therefore, the stop condition is input to reset the internal interface circuit usually.
However, the S-35770 Series does not accept the stop condition from the master device when in the status that SDA outputs "L" (at the time of acknowledge outputting or reading). Consequently, it is necessary to finish the acknowledge output or the read operation. Figure 25 shows the SDA release method.
First, input the start condition from the master device (since SDA of the S-35770 Series outputs "L", the S-35770 Series can not detect the start condition). Next, input the clocks for 1-byte data access ( 9 clocks) from SCL. During the time, release SDA of the master device. By this, the SDA input / output before communication interrupt is completed, and SDA of the S-35770 Series becomes release status. Continuously, if the stop condition is input, the internal circuit resets and the communication returns to normal status.
It is strongly recommended that the SDA release method is performed at the time of system initialization after the power supply voltage of the master device rises.


Figure 25 SDA Release Method

## ■ Power-on Detection Circuit

In order for the power-on detection circuit to operate normally, raise the power supply voltage of the IC from 0.2 V or lower so that it reaches 1.5 V of the operation power supply voltage minimum value within 10 ms , as shown in Figure 26.

*1. $0 V$ means that there is no potential difference between the VDD pin and the VSS pin of the S-35770 Series.
Figure 26 How to Raise the Power Supply Voltage

## ■ Example of Application Circuit


*1. This resistor is unnecessary when a CMOS output product is selected.
*2. This resistor is unnecessary when a product with a pull-up resistor is selected.

Figure 27
Caution 1. Start communication under stable condition after turning on the system power supply.
2. The above connection diagrams do not guarantee operation. Set the constants after performing sufficient evaluation using the actual application.

## ■ Precautions

- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


## Characteristics (Typical Data)

1. Current consumption 1 vs. Power supply voltage characteristics

2. Current consumption 1 vs. Temperature characteristics

3. Low level output current vs. Output voltage characteristics

4. Low level input current vs. Power supply voltage characteristics
5. Current consumption 2 vs . SCL frequency characteristics

6. Current consumption 1 vs. CLKIN frequency characteristics

7. High level output current vs. $V_{D D}-V_{\text {Out }}$ characteristics

LOOP pin, $\mathrm{Ta}=+25^{\circ} \mathrm{C}$, CMOS output product




No. FM008-A-P-SD-1.2

| TITLE | TMSOP8-A-PKG Dimensions |
| :---: | :---: |
| No. | FM008-A-P-SD-1.2 |
| ANGLE | mm |
| UNIT |  |
|  |  |
|  |  |
| ABLIC Inc. |  |


$3.25 \pm 0.05$


No. FM008-A-C-SD-2.0

| TITLE | TMSOP8-A-Carrier Tape |
| :---: | :---: |
| No. | FM008-A-C-SD-2.0 |
| ANGLE |  |
| UNIT | mm |
|  |  |
|  |  |
| ABLIC Inc. |  |



Enlarged drawing in the central part


No. FM008-A-R-SD-1.0

| TITLE | TMSOP8-A-Reel |  |  |
| :---: | :---: | :---: | :---: |
|  | FM008-A-R-SD-1.0 |  |  |
| ANGLE |  |  |  |
| UNIT | mm | 4,000 |  |
|  |  |  |  |
|  | ABLIC Inc. |  |  |

## Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Timers \& Support Products category.
Click to view products by ABLIC manufacturer:
Other Similar products are found below :
MIC1557YD5-TR NLV14541BDG PT8A2515TAEX PT8A2514APE S-35710M01I-E8T3U S-35720C01A-K8T2U SY87700ALZG
LM555CM MAX7375AXR185+T SA555S-13 SE556J S-1410H30-K8T2U4 S-35710C01I-K8T2U S-35770E01I-K8T2U S-35720C01IK8T2U S-35720C02I-K8T2U S-35730C01I-K8T2U S-35740C01I-K8T2U S-1410G29-K8T2U4 S-1410A28-K8T2U4 S-1410I45-K8T2U4 ALD555PAL ALD7555PAL AD807A-155BRZ AD808-622BRZ ADN2807ACPZ ADN2814ACPZ ADN2819ACPZ-CML NE555S-13 ZSCT1555N8TA XD556 XD4518 NJM567D NE555L-D08-T NE555N NE555N XD555 XD7555 XD551 LMC555N LM555N TLC555N ICM7555CD ICM7242IPAZ ICM7555IPAZ ICM7242IPA+ ICM7555IPA+ ICM7556IPD+ ALD2502SBL ALD7556SBL

