

S-75V00ANC

MINI LOGIC SERIES 2 INPUT NAND GATE

www.ablicinc.com

© ABLIC Inc., 1999-2014

Rev.4.0_01

The S-75V00ANC is a single 2-Input NAND Gate fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's.

All gates of the internal circuitry have buffered outputs to ensure high noise immunity and output stability. Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC} .

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

Low current consumption:
 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: $t_{PD} = 3.7 \text{ ns (at 5 V)}$

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

• Lead-free

Applications

· Personal computers, peripherals


Cellular phones

- Cameras
- Games


■ Package

• SC-88A


■ Pin Configuration




■ Marking Specification



■ Logic Diagram



Α	В	Υ
L	L	Н
L	Ι	Н
Ι	L	Н
H	Н	L



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)


		(1a - 25 C utiless otilet	wisc specifica)
Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	-0.5 to +7.0	V
Input voltage	V_{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	-0.5 to V _{CC} + 0.5	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{cc}	±50	mA
Davier discipation	D	200 (When not mounted on board)	mW
Power dissipation	P _D	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C
Lead temperature (10 s)	Τ.)/	260	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size : 114.3 mm × 76.2 mm × t1.6 mm (2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V _{OUT}	0 to V _{CC}	V
land the state of the little of		0 to 100 (V _{CC} = 3.3±0.3 V)	ns
Input rise / fall time	t_R , t_F	0 to 20 (V _{CC} = 5±0.5 V)	ns

lton		Cy year by a l		Conditions			Ta = 25°Q		Ta = -40) to 85°C	Unit
Iter	11	Symbol			V_{CC}	Min.	Тур.	Max.	Min.	Max.	Unit
	"H" level	V			2.0	1.5	4		1.5	_	V
Input	n ievei	V _{IH}		_	3 to 5.5	V _{CC} ×0.7		/ —	V _{CC} ×0.7	_	V
voltage	"L" level	\/			2.0	_	-//	0.5		0.5	V
	L level	V_{IL}			3 to 5.5	{		V _{CC} ×0.3	_	V _{CC} ×0.3	V
					2.0	1.9	2.0		1.9	_	V
			_	$I_{OH} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_	V
	"H" level	el V _{OH}	$V_{IN} = V_{IL}$ or V_{IH}		4.5	4.4	4.5	_	4.4	_	V
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_	V
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	V
voltage					2.0	_	0	0.1	_	0.1	V
				$I_{OL} = 50 \mu A$	3.0	/ —	0	0.1	_	0.1	V
	"L" level	V_{OL}	$V_{IN} = V_{IH}$		4.5	_	0	0.1	_	0.1	V
				I _{OL} = 4 mA	3.0	_	_	0.36	_	0.44	V
				$I_{OL} = 8 \text{ mA}$	4.5	_	_	0.36	_	0.44	V
Input curren	t	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5	_	_	±0.1		±1.0	μΑ
Current con	sumption	I _{CC}	$V_{IN} = V_{CC}$ o	r GND	5.5		_	1.0	_	10.0	μА


(Input $t_R = t_F = 3$ ns unless otherwise specified)

						mpart _R (_F one a	THESS OUTE	mee epe	om ou
ltana	Cy make al	Measur	leasurement Conditions		Ta = 25°C			Ta = -40	l lmit	
Item	Symbol		V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
			3.3±0.3	15	_	5.5	7.9	1.0	9.5	ns
Drangation dalay time	t _{PLH} , t _{PHL}	_		50	_	10.0	14.0	1.0	15.0	ns
Propagation delay time				15	_	3.7	5.5	1.0	6.5	ns
			5.0±0.5	50	_	6.1	8.5	1.0	9.0	ns
Input capacitance	C _{IN}		_		_	4	10	/	10	pF
Equivalent internal capacitance	C _{PD} *1			·	_	14		//—	_	pF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75V02ANC

MINI LOGIC SERIES 2 INPUT NOR GATE

www.ablicinc.com

© ABLIC Inc., 1999-2014

Rev.4.0_01

The S-75V02ANC is a single 2-input NOR gate fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's.

All gates of the internal circuitry have buffered outputs to ensure high noise immunity and output stability. Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and $V_{\rm CC}$.

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

• Low current consumption: 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: t_{PD} = 3.6 ns (at 5 V)

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

• Lead-free

Applications

· Personal computers, peripherals


· Cellular phones

- Cameras
- Games


■ Package

• SC-88A


■ Pin Configuration




■ Marking Specification



■ Logic Diagram



Α	В	Υ
L	L	Н
L	Н	L
Ι	L	L
Н	Н	L



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)

Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	−0,5 to +7.0	V
Input voltage	V_{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	-0.5 to V _{CC} + 0.5	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{cc}	±50	mA
Davier discipation	D	200 (When not mounted on board)	mW
Power dissipation	P_{D}	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stq}	−65 to +150	°C
Lead temperature (10 s)	Τ,	260	°C


^{*1.} When mounted on board

[Mounted board]

(1) Board size : $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$

(2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V_{OUT}	0 to V _{CC}	V
land the sign of fall times		0 to 100 (V _{CC} = 3.3±0.3 V)	ns
Input rise / fall time	t_R , t_F	0 to 20 (V _{CC} = 5±0.5 V)	ns

16		0		Conditions			Ta = 25°C		Ta = -40) to 85°C	11.30
Iten	n	Symbol				Min.	Тур.	Max.	Min.	Max.	Unit
	"H" level	V			2.0	1.5			1.5	_	V
Input	n ievei	V_{IH}		_	3 to 5.5	$V_{CC} \times 0.7$		/ —	$V_{CC} \times 0.7$	_	V
voltage	"L" level	\/			2.0		-//	0.5		0.5	V
	L level	V_{IL}		_	3 to 5.5			V _{CC} ×0.3		V _{CC} ×0.3	V
					2.0	1.9	2.0	_	1.9		V
				$I_{OH} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_	V
	"H" level	V_{OH}	$V_{IN} = V_{IL}$		4.5	4.4	4.5	_	4.4	_	V
					$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	V
voltage					2.0		0	0.1	_	0.1	V
			\/ -\/	I _{OL} = 50 μA	3.0	_	0	0.1		0.1	V
	"L" level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}		4.5	_	0	0.1	_	0.1	V
			OI VIL	I _{OL} = 4 mA	3.0			0.36		0.44	V
				$I_{OL} = 8 \text{ mA}$	4.5		_	0.36		0.44	V
Input curren	t	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5		_	±0.1		±1.0	μΑ
Current con	sumption	I _{CC}	$V_{IN} = V_{CC}$ o	r GND	5.5	_	_	1.0	_	10.0	μА


(Input $t_R = t_F = 3$ ns unless otherwise specified)

(input t _R = t _F = 3 hs unless otherwise specified											
ltana	Cy make al	Measur	easurement Conditions		Ta = 25°C			Ta = -40	l lm:4		
Item	Symbol		V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit	
			3.3±0.3	15	_	5.6	7.9	1.0	9.5	ns	
Dranagation delay time	t _{PLH} , t _{PHL}	_		50	_	10.0	14.0	1.0	15.0	ns	
Propagation delay time				15	_	3.6	5.5	1.0	6.5	ns	
			5.0±0.5	50	_	5.7	8.0	1.0	9.0	ns	
Input capacitance	C _{IN}		_		_	4	10	/	10	рF	
Equivalent internal capacitance	C _{PD} *1		_	·	_	15		//—	_	рF	

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75V04ANC

MINI LOGIC SERIES INVERTER

www.ablicinc.com

© ABLIC Inc., 1999-2014 Rev. 4.0_01

The S-75V04ANC is a INVERTER fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's.

The special purpose unbuffered circuit design is suitable for a wide variety of linear circuits.

Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC}.

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

Low current consumption:
 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: $t_{PD} = 3.8 \text{ ns (at 5 V)}$

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

• Lead-free


■ Applications

- · Personal computers, peripherals
- · Cellular phones
- Cameras
- Games


■ Package

SC-88A


■ Pin Configuration




■ Logic Diagram



■ Marking Specification



Α	Υ
L	Н
Н	L



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)

		(1a - 25 C uniess other	wise specifica)
Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	-0.5 to +7.0	V
Input voltage	V _{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{CC}	±50	mA
Davier discination		200 (When not mounted on board)	mW
Power dissipation	P_{D}	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C
Lead temperature (10 s)	T _L	260	°C


^{*1.} When mounted on board

[Mounted board]

(1) Board size : $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$

(2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V _{OUT}	0 to V _{CC}	V
land the sign of fall times		0 to 100 (V _{CC} = 3.3±0.3 V)	ns
	t_R , t_F	0 to 20 (V _{CC} = 5±0.5 V)	ns

.,				Conditions			Ta = 25°C		Ta = -40) to 85°C	
Iten	n	Symbol			V_{CC}	Min.	Тур.	Max.	Min.	Max.	Unit
	"H" level	\/			2.0	1.5	-		1.5	_	V
Input	n ievei	V _{IH}		_		V _{CC} ×0.7			V _{CC} ×0.7	_	V
voltage	"I " lovel	.,			2.0	_		0.5	_	0.5	V
"L" level V _{IL}	VIL		_	3 to 5.5		//	V _{CC} ×0.3	_	V _{CC} ×0.3	V	
		H" level V _{OH}	V _{IN} = V _{IL}	$I_{OH} = -50 \mu A$ $I_{OH} = -4 \text{ mA}$	2.0	1.9	2.0		1.9		V
"H" le					3.0	2.9	3.0		2.9		V
	"H" level				4.5	4.4	4.5	_	4.4	_	V
					3.0	2.58	/ _	_	2.48	_	V
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	V
voltage					2.0		0	0.1	_	0.1	V
				$I_{OL} = 50 \mu A$	3.0	_	0	0.1	_	0.1	V
	"L" level	V_{OL}	$V_{IN} = V_{IH}$		4.5	/ —	0	0.1	_	0.1	V
				I _{OL} = 4 mA	3.0	_	_	0.36	_	0.44	V
				I _{OL} = 8 mA	4.5		_	0.36	_	0.44	V
Input curren	ıt	I _{IN}	$V_{IN} = 5.5 V$	or GND	0 to 5.5		_	±0.1	_	±1.0	μΑ
Current con	sumption	I _{CC}	$V_{IN} = V_{CC}$ o	r GND	5.5	_	_	1.0	_	10.0	μА


(Input $t_R = t_F = 3$ ns unless otherwise specified)

(input $t_R - t_F - 3$ his unless otherwise specified)										
Item	Symbol	Measur	Measurement Conditions		Ta = 25°C			Ta = -40	I Imit	
item			V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
Down See Life See			3.3±0.3	15	_	5.0	7.1	1.0	8.5	ns
	t _{PLH} , t _{PHL}	_		50	_	9.6	13.5	1.0	14.5	ns
Propagation delay time			5.0±0.5	15	_	3.8	5.5	1.0	6.5	ns
				50	_	5.7	8.0	1.0	9.0	ns
Input capacitance	C_{IN}		_		_	4	10	/	10	pF
Equivalent internal capacitance	C _{PD} *1	_				13		//—		pF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75VU04ANC

MINI LOGIC SERIES INVERTER (unbuffer)

www.ablicinc.com

© ABLIC Inc., 1999-2014 Rev.4.0_01

The S-75VU04ANC is a inverter fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTLIC's.

The special purpose unbuffered circuit design is suitable for a wide variety of linear circuits.

Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC}.

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

Low current consumption:
 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: $t_{PD} = 3.5 \text{ ns (at 5 V)}$

• High noise immunity: $V_{NIH} = V_{NIL} = 10\% V_{CC} min.$

• Power down protection: All pins

• Lead-free


■ Applications

- Personal computers, peripherals
- · Cellular phones
- Cameras
- Games


■ Package

• SC-88A


■ Pin Configuration




■ Marking Specification



■ Logic Diagram



Α	Υ
L	Н
Н	L



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)


Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	−0.5 to +7.0	V
Input voltage	V_{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	-0.5 to V _{CC} + 0.5	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{cc}	±50	mA
Dawar dissination	D	200 (When not mounted on board)	mW
Power dissipation	P _D	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C
Lead temperature (10 s)	T _L	260	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size : 114.3 mm \times 76.2 mm \times t1.6 mm (2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V _{IN}	0 to 5.5	>
Output voltage	V _{OUT}	0 to V _{CC}	V

Ita	_	Cy year by a l		Conditions		,	Ta = 25°C		Ta = -40	to 85°C	l lmit
Itei	11	Symbol			V_{CC}	Min.	Typ.	Max.	Min.	Max.	Unit
	"I I" leviel	V	., _,,		2.0	1.7	_		1.7		V
Input	"H" level	V _{IH}	$V_{OUT} = V_{OL}$		3 to 5.5	$V_{CC} \times 0.8$			$V_{CC} \times 0.8$		V
voltage "L" level V _{IL}	.,	., _,,		2.0	_	4	0.3	_	0.3	V	
	VIL	$V_{OUT} = V_{OH}$		3 to 5.5		<i>H</i> .	$V_{CC} \times 0.2$		V _{CC} ×0.2	V	
"H" leve				$I_{OH} = -50 \mu A$	2.0	1.8	2.0	_	1.8	_	V
					3.0	2.7	3.0	_	2.7	_	V
	"H" level				4.5	4.0	4.5	_	4.0	_	V
			V _{IN} = GND	$I_{OH} = -4 \text{ mA}$	3.0	2.58	/_	_	2.48	_	V
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	/ _	_	3.80	_	V
voltage				I _{OL} = 50 μA	2.0		0	0.2	_	0.2	V
			$V_{IN} = V_{IH}$		3.0		0	0.3	_	0.3	V
	"L" level	V_{OL}			4.5		0	0.5	_	0.5	V
			\/ - \/	I_{OL} = 4 mA	3.0	/ —	_	0.36	_	0.44	V
			$V_{1N1} = V_{1N1}$	I_{OL} = 8 mA	4.5	_	_	0.36	_	0.44	V
Input currer	current I_{IN} $V_{IN} = 5.5 \text{ V or GND}$		0 to 5.5	_	_	±0.1	_	±1.0	μΑ		
Current cor	sumption	I_{CC}	$V_{IN} = V_{CC}$ o	r GND	5.5	_	_	1.0	_	10.0	μА


(Input $t_R = t_F = 3$ ns unless otherwise specified)

(input t _R = t _F = 5 hs unless otherwise specified)										
lto m	0	Measur	Measurement Conditions		Ta = 25°C			Ta = -40 to 85°C		l lmit
Item	Symbol		V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
Donata for the form			3.3±0.3	15	_	5.0	8.9	1.0	10.5	ns
	t _{PLH} , t _{PHL}	_		50	_	8.9	12.5	1.0	13.5	ns
Propagation delay time			5.0±0.5	15	_	3.5	5.5	1.0	6.5	ns
				50	_	5.4	7.5	1.0	8.0	ns
Input capacitance	C _{IN}	_			_	5	10	/	10	pF
Equivalent internal capacitance	C _{PD} *1		_	·	_	6		//—	_	pF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75V08ANC

MINI LOGIC SERIES 2 INPUT AND GATE

www.ablicinc.com

© ABLIC Inc., 1999-2014 Rev.4.0_01

The S-75V08ANC is a Single 2-Input AND Gate fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's

All gates of the internal circuitry have buffered outputs to ensure high noise immunity and output stability. Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC} .

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

Low current consumption:
 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: $t_{PD} = 4.3 \text{ ns (at 5 V)}$

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

• Lead-free


Applications

- · Personal computers, peripherals
- · Cellular phones
- Cameras
- Games


■ Package

• SC-88A

■ Pin Configuration




■ Marking Specification



■ Logic Diagram



Α	В	Υ
L	L	L
L	Н	L
Ι	L	L
Н	Н	Н



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)

Item	Symbol	Absolute Maximum Ratings	Unit	
Power supply voltage	V_{CC}	−0.5 to +7.0	V	
Input voltage	V_{IN}	-0.5 to +7.0	V	
Output voltage	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V	
Input parasitic diode current	I _{IK}	-20	mA	
Output parasitic diode current	I _{OK}	±20	mA	
Output current	I _{OUT}	±25	mA	
V _{CC} /GND current	I _{cc}	±50	mA	
Davier discipation	D	200 (When not mounted on board)	mW	
Power dissipation	P _D	±25 r ±50 r 200 (When not mounted on board) n 350*1 n		
Operating ambient temperature	T _{opr}	−40 to +85	°C	
Storage temperature	T _{stq}	−65 to +150	°C	
Lead temperature (10 s)	T _L	260	°C	


^{*1.} When mounted on board

[Mounted board]

(1) Board size : $114.3 \text{ mm} \times 76.2 \text{ mm} \times t1.6 \text{ mm}$

(2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V_{OUT}	0 to V _{CC}	V
land the sign of fall times		0 to 100 (V _{CC} = 3.3±0.3 V)	ns
Input rise / fall time	t_R , t_F	0 to 20 (V _{CC} = 5±0.5 V)	ns

.,				Conditions			Ta = 25°C		Ta = -40) to 85°C	
Iten	n	Symbol			V_{CC}	Min.	Тур.	Max.	Min.	Max.	Unit
	"H" level	.,			2.0	1.5	-		1.5	_	V
Input	n ievei	V _{IH}		_	3 to 5.5	V _{CC} ×0.7			$V_{CC} \times 0.7$	_	V
voltage	"I " lovel	.,			2.0	_		0.5	_	0.5	V
"L" level V_{IL}	VIL		_	3 to 5.5	_		V _{CC} ×0.3		V _{CC} ×0.3	V	
		H" level V _{OH}	$V_{IN} = V_{IH}$	I _{OH} = -50 μA	2.0	1.9	2.0	_	1.9		V
"H" le					3.0	2.9	3.0	_	2.9	_	V
	"H" level				4.5	4.4	4.5	_	4.4	_	V
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48	_	V
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	V
voltage					2.0		0	0.1	_	0.1	V
			., .,	$I_{OL} = 50 \mu A$	3.0		0	0.1		0.1	V
	"L" level	V_{OL}	$V_{IN} = V_{IH}$		4.5	/ —	0	0.1	_	0.1	V
			or V _{IL}	I _{OL} = 4 mA	3.0	_	_	0.36	_	0.44	V
				I _{OL} = 8 mA	4.5	_		0.36		0.44	V
Input curren	ıt	I _{IN}	$V_{IN} = 5.5 V$	or GND	0 to 5.5	_	_	±0.1	_	±1.0	μΑ
Current con	sumption	I _{CC}	V _{IN} = V _{CC} o	r GND	5.5	_	_	1.0	_	10.0	μА


(Input $t_R = t_F = 3$ ns unless otherwise specified)

						mpart _R t	_F one a	THESS OUTE	mee epe	omea,
lto m	Cymahal	Measur	ement Co	onditions	Ta = 25°C			Ta = -40 to 85°C		l lm:4
Item	Symbol		V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
			3.3±0.3	15	_	6.2	8.8	1.0	10.5	ns
Dranagation dalay time	t _{PLH} ,		3.3±0.3	50	_	9.6	13.5	1.0	14.5	ns
Propagation delay time	t _{PHL}			15	_	4.3	5.9	1.0	7.0	ns
			5.0±0.5	50	_	5.7	7.9	1.0	9.0	ns
Input capacitance	C _{IN}		_		_	4	10	/	10	рF
Equivalent internal capacitance	C _{PD} *1		_	·	_	14		//—	_	pF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75V14ANC

MINI LOGIC SERIES SCHMITT INVERTER

www.ablicinc.com

© ABLIC Inc., 1999-2014 Rev.4.0_01

The S-75V14ANC is a SCHMITT INVERTER fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's. All gates of the internal circuitry have buffered outputs to ensure high noise immunity and output stability.

Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC} .

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

• Low current consumption: 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: $t_{PD} = 5.5 \text{ ns (at 5 V)}$

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

• Lead-free


■ Applications

- Personal computers, peripherals
- · Cellular phones
- Cameras
- Games


■ Package

• SC-88A


■ Pin Configuration




■ Marking Specification



■ Logic Diagram



Α	Υ
L	Н
Ι	L



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)


		(1a - 25 C utiless otilet	wisc specifica)
Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	-0.5 to +7.0	V
Input voltage	V_{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	-0.5 to V _{CC} + 0.5	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{cc}	±50	mA
Davier discipation	D	200 (When not mounted on board)	mW
Power dissipation	P _D	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C
Lead temperature (10 s)	Τ.)/	260	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size : 114.3 mm \times 76.2 mm \times t1.6 mm (2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V _
Input voltage	V _{IN}	0 to 5.5	V
Output voltage	V _{OUT}	0 to V _{CC}	V

lt a m	_	C) made al		Conditions		,	Ta = 25°C		Ta = -40	Ta ≠ –40 to 85°C	
Iten	11	Symbol				Min.	Тур.	Max.	Min.	Max.	Unit
					3.0		_	2.20	/ _	2.20	V
	"H" level	V_P		_	4.5		_	3.15	_	3.15	V
Threshold					5.5		-	3.85	_	3.85	V
voltage					3.0	0.90		_	0.90		V
	"L" level	V_N		_	4.5	1.35		/ —	1.35		V
					5.5	1.65	/	_	1.65	—	V
					3.0	0.30		1.20	0.30	1.20	V
Hysteresis v	oltage	age V _H		_		0.40	+	1.40	0.40	1.40	V
	r					0.5	/—	1.60	0.5	1.60	V
				I _{OH} = -50 μA	2.0	1.9	2.0	_	1.9	_	V
					3.0	2.9	3.0	_	2.9	_	V
	"H" level	V_{OH}	$V_{IN} = V_{IL}$		4.5	4.4	4.5	_	4.4		V
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48		V
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	—	—	3.80	—	V
voltage					2.0	_	0	0.1	—	0.1	V
				I _{OL} = 50 μA	3.0	_	0	0.1	_	0.1	V
"L" level	V_{OL}	$V_{IN} = V_{IH}$		4.5	_	0	0.1	_	0.1	V	
			$I_{OL} = 4 \text{ mA}$	3.0	_	_	0.36	_	0.44	V	
			$I_{OL} = 8 \text{ mA}$		4.5			0.36		0.44	V
Input curren	t	I _{IN}	$V_{IN} = 5.5 V$	or GND	0 to 5.5			±0.1		±1.0	μΑ
Current cons	sumption	I _{CC}	$V_{IN} = V_{CC}$ o	or GND	5.5	_	_	1.0	_	10.0	μА


(Input $t_P = t_F = 3$ ns unless otherwise specified)

						iliput tR – t	. _F – 0 113 u	111622 01116	TWISC SPC	Cilica)
ltom	Cymahal	Measur	Measurement Condition		Ta = 25°C			Ta = -40 to 85°C		I Imit
Item	Symbol		V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
			3.3±0.3	15	_	8.3	12.8	1.0	15.0	ns
Dranagation delay time	t _{PLH} ,			50	_	10.8	16.3	1.0	18.5	ns
Propagation delay time	t _{PHL}			15	_	5.5	8.6	1.0	10.0	ns
			5.0±0.5	50	_	7.0	10.6	1.0	12.0	ns
Input capacitance	C _{IN}		_		_	4	10	/	10	pF
Equivalent internal capacitance	C _{PD} *1					14		//—		pF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75V32ANC

MINI LOGIC SERIES 2 INPUT OR GATE

www.ablicinc.com

© ABLIC Inc., 1999-2014

Rev.4.0_01

The S-75V32ANC is a single 2-input OR gate fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's. All gates of the internal circuitry have buffered outputs to ensure high noise immunity and output stability.

Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC} .

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

• Low current consumption: 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: $t_{PD} = 3.8 \text{ ns (at 5 V)}$

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

· Lead-free

■ Applications

- · Personal computers, peripherals
- · Cellular phones
- Cameras
- Games


■ Package

• SC-88A


■ Pin Configuration




■ Marking Specification



■ Logic Diagram



Truc values	True values							
Α	В	Υ						
L	L	L						
L	Н	Н						
Н	L	Н						
Н	Н	Н						



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)


		(1a = 25°C unless other	wise specified,
Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	-0.5 to +7.0	V
Input voltage	V_{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	0.5 to V _{CC} + 0.5	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{cc}	±50	mA
Davier discination	D	200 (When not mounted on board)	mW
Power dissipation	P _D	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C
Lead temperature (10 s)	Τ.)/	260	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size : 114.3 mm \times 76.2 mm \times t1.6 mm (2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V_{OUT}	0 to V _{CC}	V
land the rice of fall times		0 to 100 (V _{CC} = 3.3±0.3 V)	ns
Input rise / fall time	t_R , t_F	0 to 20 (V _{CC} = 5±0.5 V)	ns

				0			T- 0500		T- 40) t- 0500	
Iten	n	Symbol	Conditions			Ta = 25°C			Ta = -40 to 85°C		Unit
1.011		Gymbol			V_{CC}	Min.	Typ.	Max.	Min.	Max.	0
	"H" level	\/			2.0	1.5	-		1.5		V
Input	n level	V _{IH}			3 to 5.5	$V_{CC} \times 0.7$			$V_{CC} \times 0.7$		V
voltage	"L" level	\/			2.0		<i>H</i> .	0.5		0.5	V
	L level	V_{IL}		<u> </u>	3 to 5.5	_	//	V _{CC} ×0.3	_	V _{CC} ×0.3	V
					2.0	1.9	2.0		1.9	_	V
	"H" level V _{OH}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OH} = -50 \mu A$	3.0	2.9	3.0		2.9		V	
		V_{OH}	$V_{IN} = V_{IL}$ or V_{IH}		4.5	4.4	4.5		4.4		V
			OI VIH	$I_{OH} = -4 \text{ mA}$	3.0	2.58	_		2.48		٧
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_		3.80	_	V
voltage					2.0		0	0.1	_	0.1	V
				I _{OL} = 50 μA	3.0		0	0.1		0.1	٧
	"L" level	V_{OL}	$V_{IN} = V_{IL}$		4.5	_	0	0.1	_	0.1	V
			I _{OL} = 4 mA	3.0		_	0.36		0.44	V	
				I _{OL} = 8 mA	4.5	_	_	0.36	_	0.44	V
Input curren	t	I _{IN}	$V_{IN} = 5.5 \text{ V}$	V _{IN} = 5.5 V or GND		_	_	±0.1		±1.0	μΑ
Current cons	sumption	I _{CC}	$V_{IN} = V_{CC}$ o	r GND	5.5		_	1.0		10.0	μА


(Input $t_P = t_F = 3$ ns unless otherwise specified)

					- '	input ig 1	_F Ono a	HICSS OUIC	TWICE OPC	cilica)
lto-m	Cymahal	Measurement		ent Conditions		Ta = 25°C	}	Ta = -40 to 85°C		l lmit
Item	Symbol		V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
			3.3±0.3	15	_	5.5	7.9	1.0	9.5	ns
Dranagation delay time	t _{PLH} ,	— 	3.3±0.3	50	_	10.0	14.0	1.0	15.0	ns
Propagation delay time	t _{PHL}		E 0 1 0 E	15	_	3.8	5.5	1.0	6.5	ns
			5.0±0.5	50	_	6.1	8.5	1.0	9.0	ns
Input capacitance	C _{IN}		_		_	4	10	/	10	рF
Equivalent internal capacitance	C _{PD} *1			·	_	15		//—	_	рF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$

Measurement Circuit



Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit





S-75V86ANC

MINI LOGIC SERIES EXCLUSIVE OR GATE

www.ablicinc.com

© ABLIC Inc., 1999-2014

Rev.4.0_01

The S-75V86ANC is a EXCLUSIVE OR GATE fabricated by utilizing advanced silicon-gate CMOS technology which provides the inherent benefit of CMOS low power consumption to achieve ultra high speed operation correspond to LSTTL IC's.

All gates of the internal circuitry have buffered outputs to ensure high noise immunity and output stability. Input voltage is allowed to be applied even if power voltage is not supplied because no diode is inserted between an input pin and V_{CC} .

This allows for interfaces between power supplies of different voltage, output level conversion from 5 V to 3 V and battery backup applications.

■ Features

• Wide power supply range: 2 V to 5.5 V

Low current consumption:
 1.0 μA max. (at 5.5 V, 25°C)

• Typical propagation delay: t_{PD} = 4.8 ns (at 5 V)

• High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC} min.$

• Power down protection: All pins

• Lead-free

■ Applications

· Personal computers, peripherals


· Cellular phones

- Cameras
- Games


■ Package

• SC-88A


■ Pin Configuration




■ Logic Diagram



■ Marking Specification



Α	В	Υ
L	L	L
L	Н	Н
Ι	L	Н
Н	Н	L



■ Absolute Maximum Ratings

(Ta = 25°C unless otherwise specified)


Item	Symbol	Absolute Maximum Ratings	Unit
Power supply voltage	V_{CC}	−0,5 to +7.0	V
Input voltage	V_{IN}	-0.5 to +7.0	V
Output voltage	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
Input parasitic diode current	I _{IK}	-20	mA
Output parasitic diode current	I _{OK}	±20	mA
Output current	I _{OUT}	±25	mA
V _{CC} /GND current	I _{cc}	±50	mA
Power dissipation	D	200 (When not mounted on board)	mW
	P _D	350 ^{*1}	mW
Operating ambient temperature	Topr	−40 to +85	°C
Storage temperature	T _{stg}	−65 to +150	°C
Lead temperature (10 s)	T _L	260	°C

^{*1.} When mounted on board

[Mounted board]

(1) Board size : 114.3 mm × 76.2 mm × t1.6 mm (2) Board name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.



Power Dissipation of Package (When Mounted on Board)

Item	Symbol	Standard	Unit
Power voltage	V_{CC}	2 to 5.5	V
Input voltage	V_{IN}	0 to 5.5	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Input rise / fall time		0 to 100 (V _{CC} = 3.3±0.3 V)	ns
	t_R , t_F	0 to 20 (V _{CC} = 5±0.5 V)	ns

Item Symbo				Conditions		Ta = 25°C			Ta = -40 to 85°C		
		Symbol			V_{CC}	Min.	Тур.	Max.	Min.	Max.	Unit
"Ll" lovel		\/	_		2.0	1.5	-		1.5		V
Input "H" level voltage "L" level	V _{IH}	3 to 5.5			V _{CC} ×0.7			V _{CC} ×0.7	_	V	
	"I " lovel	vel V _{IL}			2.0	_		0.5	_	0.5	V
	L level				3 to 5.5		//	V _{CC} ×0.3	_	V _{CC} ×0.3	V
Outputvoltage			$V_{IN} = V_{IL}$	I _{OH} = -50 μA	2.0	1.9	2.0		1.9		V
					3.0	2.9	3.0	_	2.9	_	V
	"H" level	V_{OH}			4.5	4.4	4.5	_	4.4	_	V
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	/ _	_	2.48	_	V
				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	V
	"L" level	V_{OL}	V _{IN} = V _{IL}	I _{OL} = 50 μA	2.0		0	0.1	_	0.1	V
					3.0		0	0.1	_	0.1	V
					4.5	/ —	0	0.1	_	0.1	V
				I _{OL} = 4 mA	3.0	_	_	0.36	_	0.44	V
				I _{OL} = 8 mA	4.5	_	_	0.36	_	0.44	V
Input current I_{IN} $V_{IN} = 5.5 \text{ V or GN}$		or GND	0 to 5.5	_	_	±0.1	_	±1.0	μΑ		
Current consumption I_{CC} $V_{IN} = V_{CC}$ or GND		r GND	5.5	_	_	1.0	_	10.0	μА		


(Input $t_R = t_F = 3$ ns unless otherwise specified)

(input t _R = t _F = 5 his unless otherwise specified)										
Item	Symbol	Measurement Conditions		Ta = 25°C			Ta = -40 to 85°C		l lmit	
			V _{CC} (V)	C _L (pF)	Min.	Тур.	Max.	Min.	Max.	Unit
Propagation delay time	t _{PLH} , t _{PHL}	_	3.3±0.3	15	_	7.0	11.0	1.0	13.0	ns
				50	_	10.4	14.5	1.0	16.5	ns
			5.0±0.5	15	_	4.8	6.8	1.0	8.0	ns
				50	_	6.5	9.0	1.0	10.0	ns
Input capacitance	C _{IN}	,	_		_	4	10	/	10	pF
Equivalent internal capacitance	C _{PD} *1			·	_	18		//—	_	pF

^{*1.} C_{PD} is the no-load equivalent capacitance inside the circuitry. Refer to the measurement circuit shown below. Current consumption is averaged by the following equation.


$$I_{CC(opr)} = C_{PD} \times V_{CC} \times fin + I_{CC}$$


Measurement Circuit





Remark No-load output during measurement of current consumption.

■ Input Pin Equivalent Circuit









Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein.
- 4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges.
- 5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.
 - Prior consultation with our sales office is required when considering the above uses.
 - ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products.
- 9. Semiconductor products may fail or malfunction with some probability.
 - The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system must be sufficiently evaluated and applied on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

2.0-2018.01



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by ABLIC manufacturer:

Other Similar products are found below:

 74HC85N
 NLU1G32AMUTCG
 CD4068BE
 NL17SG32P5T5G
 NL17SG86DFT2G
 NLV14001UBDR2G
 NLX1G11AMUTCG

 NLX1G97MUTCG
 74LS38
 74LVC32ADTR2G
 MC74HCT20ADTR2G
 NLV17SZ00DFT2G
 NLV17SZ02DFT2G
 NLV74HC02ADR2G

 74HC32S14-13
 74LS133
 74LVC1G32Z-7
 M38510/30402BDA
 74LVC1G86Z-7
 74LVC2G08RA3-7
 NLV74HC08ADTR2G

 NLV74HC14ADR2G
 NLV74HC20ADR2G
 NLX2G86MUTCG
 5962-8973601DA
 74LVC2G02HD4-7
 NLU1G00AMUTCG

 74LVC2G32RA3-7
 74LVC2G00HD4-7
 NL17SG08DFT2G
 NLX1G99DMUTWG
 NLVVHC1G00DFT2G
 NLVHC1G08DFT2G
 NLV74VHC04DTR2G
 NLV27WZ86USG

 NLV27WZ00USG
 NLU1G86CMUTCG
 NLU1G08CMUTCG
 NL17SZ32P5T5G
 NL17SZ00P5T5G
 NL17SH02P5T5G
 74AUP2G00RA3-7

 NLV74HC02ADTR2G
 NLX1G332CMUTCG
 NL17SG86P5T5G
 NL17SZ05P5T5G
 NL17SH02P5T5G
 74AUP2G00RA3-7