## High Performance ActivePSR ${ }^{T M}$ Primary Switching Regulator

## FEATURES

- Ultra Low Standby Power < 30mW
- Patented Primary Side Regulation Technology
- Suitable Operation Frequency up to 85 kHZ
- Proprietary Fast Startup Circuit
- Integrated Line and Primary Inductance Compensation
- Integrated Programmable Output Cord Resistance Compensation
- Line Under-Voltage, Output Over-Voltage, Output Short-Circuit and Over-Temperature Protection
- Complies with all Global Energy Efficiency and CEC Average Efficiency Standards
- Adjustable Power from 2W to 6W
- Minimum External Components
- Tiny SOT23-6 Package
over temperature conditions.
The ACT334 ActivePSR ${ }^{T M}$ is optimized for high performance, cost-sensitive applications, and utilizes Active-Semi's proprietary primary-side feedback architecture to provide accurate constant voltage, constant current (CV/CC) regulation without the need of an opto-coupler or reference device. Integrated line and primary inductance compensation circuitry provides accurate constant current operation despite wide variations in line voltage and primary inductance. Integrated output cord resistance compensation further enhances output accuracy. The ACT334 achieves excellent regulation and transient response, yet requires less than 30 mW of standby power.

The ACT334 is optimized for compact size 2 W to 6 W charger applications. It is available in spacesaving 6 pin SOT23-6 package.

Figure 1:
Simplified Application Circuit


## ORDERING INFORMATION

| PART NUMBER | TEMPERATURE RANGE | PACKAGE | PINS | PACKING <br> METHOD | TOP MARK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACT $334 U S-T$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SOT23-6 | 6 | TAPE \& REEL | FSTA |

## PIN CONFIGURATION



SOT23-6
ACT334US-T

## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | SW | Switch Drive. Switch node for the external NPN transistor. Connect this pin to the external <br> power NPN's emitter. This pin also supplies current to VDD during startup. |
| 2 | GND | Ground. |
| 3 | BD | Base Drive. Base driver for the external NPN transistor. |
| 4 | VDD | Power Supply. This pin provides bias power for the IC during startup and steady state <br> operation. |
| 5 | FB | Feedback Pin. Connect this pin to a resistor divider network from the auxiliary winding. |
| 6 | CS | Current Sense Pin. Connect an external resistor (R R ) between this pin and ground to set <br> peak current limit for the primary switch. The peak current limit is set by (0.396V $\times 0.9) /$ <br> $R_{\text {Rs. For more detailed information, see Application Information. }}$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{\oplus}$

| PARAMETER | VALUE | UNIT |
| :--- | :---: | :---: |
| VDD, BD, SW to GND | -0.3 to +28 | V |
| Maximum Continuous VDD Current | 100 | mA |
| FB, CS to GND | -0.3 to +6 | V |
| Continuous SW Current | Internally limited | A |
| Maximum Power Dissipation (derate $4.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}\right)($ SOT23-6) | 0.45 | W |
| Junction to Ambient Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)($ SOT23-6) | 220 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Junction | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | 300 | ${ }^{\circ} \mathrm{C}$ |

(1): Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{DD}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~L}_{\mathrm{P}}=1.6 \mathrm{mH}, \mathrm{N}_{\mathrm{P}}=140, \mathrm{~N}_{\mathrm{S}}=8, \mathrm{~N}_{\mathrm{A}}=23, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. )

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| VDD Turn-On Voltage | $V_{\text {DDON }}$ | $V_{D D}$ Rising from 0V | 17.6 | 18.6 | 19.6 | V |
| VDD Turn-Off Voltage | $\mathrm{V}_{\text {DDOFF }}$ | $V_{D D}$ Falling after Turn-on | 5.25 | 5.5 | 5.75 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $V_{D D}=14 \mathrm{~V}$, after Turn-on | 240 | 340 | 440 | uA |
| Start Up Supply Current | $\mathrm{I}_{\text {DDST }}$ | $V_{D D}=14 \mathrm{~V}$, before Turn-on |  | 25 | 45 | $\mu \mathrm{A}$ |
| BD Current during Startup | $I_{\text {BDST }}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Internal Soft Startup Time |  |  |  | 10 |  | ms |
| Oscillator |  |  |  |  |  |  |
| Switching Frequency | $\mathrm{f}_{\text {sw }}$ | 100\% $\mathrm{V}_{\text {Outcv }}$ @ full load |  | 80 |  | kHz |
|  |  | 25\% V outcv @ full load |  | 40 |  |  |
| Maximum Switching Frequency | $\mathrm{F}_{\text {CLAMP }}$ |  | 89 | 98 | 107 | kHz |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MAX }}$ |  | 65 | 75 | 85 | \% |
| Feedback |  |  |  |  |  |  |
| Effective FB Voltage | $V_{\text {FB }}$ |  | 2.17 | 2.192 | 2.216 | V |
| FB Leakage Current | $\mathrm{I}_{\text {FBLK }}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Output Cable Resistance Compensation | DV ${ }_{\text {comp }}$ | No R ${ }_{\text {CORD }}$ between VDD and SW |  | 0 |  | \% |
|  |  | $\mathrm{R}_{\text {CORD }}=300 \mathrm{k}$ |  | 3 |  |  |
|  |  | $\mathrm{R}_{\text {CORD }}=150 \mathrm{k}$ |  | 6 |  |  |
|  |  | $\mathrm{R}_{\text {CORD }}=75 \mathrm{k}$ |  | 9 |  |  |
|  |  | $\mathrm{R}_{\text {CORD }}=33 \mathrm{k}$ |  | 12 |  |  |

## ELECTRICAL CHARACTERISTICS CONT'D

$\left(V_{D D}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~L}_{P}=1.5 \mathrm{mH}, \mathrm{N}_{P}=140, \mathrm{~N}_{\mathrm{S}}=8, \mathrm{~N}_{\mathrm{A}}=23, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified. $)$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit |  |  |  |  |  |  |
| SW Current Limit Range | ILIM |  | 100 |  | 600 | mA |
| CS Current Limit Threshold | $\mathrm{V}_{\text {CSLIM }}$ | $\mathrm{t}_{\text {OFF_DELAY }}=0$ | 380 | 396 | 412 | mV |
| Leading Edge Blanking Time |  |  | 200 | 300 |  | ns |
| Driver Outputs |  |  |  |  |  |  |
| Switch ON-Resistance | $\mathrm{R}_{\text {ON }}$ | $\mathrm{I}_{\mathrm{sw}}=50 \mathrm{~mA}$ |  | 1.6 | 3 | $\Omega$ |
| SW Off Leakage Current |  | $V_{S W}=V_{D D}=22 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Protection |  |  |  |  |  |  |
| VDD Latch-Off Voltage | $V_{\text {DDovp }}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DDON}} \\ +2 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {DDON }} \\ +3 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DDON}} \\ & +4 \end{aligned}$ | V |
| Thermal Shutdown Temperature |  |  |  | 135 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| Line UVLO | $\mathrm{I}_{\text {fBUVLO }}$ |  |  | 134 |  | $\mu \mathrm{A}$ |

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

As shown in the Functional Block Diagram, to regulate the output voltage in CV (constant voltage) mode, the ACT334 compares the feedback voltage at FB pin to the internal reference and generates an error signal to the pre-amplifier. The error signal, after filtering out the switching transients and compensated with the internal compensation network, modulates the external NPN transistor peak current at CS pin with current mode PFWM (Pulse Frequency and Width Modulation) control. To regulate the output current in CC (constant current) mode, the oscillator frequency is modulated by the output voltage.

SW is a driver output that drives the emitter of an external high voltage NPN transistor. This base-emitter-drive method makes the drive circuit the most efficient.

## Fast Startup

VDD is the power supply terminal for the ACT334. During startup, the ACT334 typically draws only $25 \mu \mathrm{~A}$ supply current. The startup resistor from the rectified high voltage DC rail supplies current to the base of the NPN transistor. This results in an amplified emitter current to VDD through the SW pin via Active-Semi's proprietary fast-startup circuitry until it exceeds the $\mathrm{V}_{\text {DDos }}$ threshold 19V. At this point, the ACT334 enters internal startup mode with the peak current limit ramping up in 10 ms . After switching starts, the output voltage begins to rise. The VDD bypass capacitor must supply the ACT334 internal circuitry and the NPN base drive until the output voltage is high enough to sustain VDD through the auxiliary winding. The $V_{\text {DDOFF }}$ threshold is 5.5 V ; therefore, the voltage on the VDD capacitor must remain above 5.5 V while the output is charging up.

## Constant Voltage (CV) Mode Operation

In constant voltage operation, the ACT334 captures the auxiliary flyback signal at FB pin through a resistor divider network R5 and R6 in Figure 6. The signal at FB pin is pre-amplified against the internal reference voltage, and the secondary side output voltage is extracted based on Active-Semi's proprietary filter architecture.
This error signal is then amplified by the internal error amplifier. When the secondary output voltage is above regulation, the error amplifier output voltage decreases to reduce the switch current. When the secondary output voltage is below regulation, the error amplifier output voltage
increases to ramp up the switch current to bring the secondary output back to regulation. The output regulation voltage is determined by the following relationship:
$V_{\text {OUTCV }}=2.20 \mathrm{~V} \times\left(1+\frac{R_{F B 1}}{R_{F B 2}}\right) \times \frac{N_{S}}{N_{A}}-V_{D}$
where $\mathrm{R}_{\mathrm{FB} 1}(\mathrm{R} 5)$ and $\mathrm{R}_{\mathrm{FB} 2}(\mathrm{R} 6)$ are top and bottom feedback resistor, $\mathrm{N}_{\mathrm{S}}$ and $\mathrm{N}_{\mathrm{A}}$ are numbers of transformer secondary and auxiliary turns, and $V_{D}$ is the rectifier diode forward drop voltage at approximately 0.1 A bias.

## Standby (No Load) Mode

In no load standby mode, the ACT334 oscillator frequency is further reduced to a minimum frequency while the current pulse is reduced to a minimum level to minimize standby power. The actual minimum switching frequency is programmable with an output preload resistor.

## Loop Compensation

The ACT334 integrates loop compensation circuitry for simplified application design, optimized transient response, and minimal external components.

## Output Cable Resistance Compensation

The ACT334 provides programmable output cable resistance compensation during constant voltage regulation, monotonically adding an output voltage correction up to predetermined percentage at full power. There are four levels to program the output cable compensation by connecting a resistor (R10 in Figure 6) from the SW pin to VDD pin. The percentage at full power is programmable to be 3\%, $6 \%, 9 \%$ or $12 \%$, and by using a resistor value of $300 \mathrm{k}, 150 \mathrm{k}, 75 \mathrm{k}$ or 33 k respectively. If there is no resistor connection, there is no cord compensation.
This feature allows for better output voltage accuracy by compensating for the output voltage droop due to the output cable resistance.

## Constant Current (CC) Mode Operation

When the secondary output current reaches a level set by the internal current limiting circuit, the ACT334 enters current limit condition and causes the secondary output voltage to drop. As the output voltage decreases, so does the flyback voltage in a proportional manner. An internal current shaping circuitry adjusts the switching frequency based on the flyback voltage so that the transferred power remains proportional to the output voltage, resulting

## FUNCTIONAL DESCRIPTION CONT'D

in a constant secondary side output current profile. The energy transferred to the output during each switching cycle is $1 / 2\left(L_{P} \times I_{\text {LIM }}{ }^{2}\right) \times \eta$, where $L_{P}$ is the transformer primary inductance, $\mathrm{I}_{\text {LIM }}$ is the primary peak current, and $\eta$ is the conversion efficiency. From this formula, the constant output current can be derived:

$$
\begin{equation*}
I_{\text {OUTCC }}=\frac{1}{2} \times L_{P} \times\left(\frac{0.396 \mathrm{~V} \times 0.9}{R_{\text {CS }}}\right)^{2} \times\left(\frac{\eta \times f_{\text {SW }}}{V_{\text {OUTCV }}}\right) \tag{2}
\end{equation*}
$$

where $f_{S w}$ is the switching frequency and $V_{\text {outcv }}$ is the nominal secondary output voltage.

The constant current operation typically extends down to lower than $40 \%$ of nominal output voltage regulation.

## Primary Inductance Compensation

The ACT334 integrates a built-in proprietary (patent-pending) primary inductance compensation circuit to maintain constant current regulation despite variations in transformer manufacturing. The compensated range is $\pm 7 \%$.

## Primary Inductor Current Limit Compensation

The ACT334 integrates a primary inductor peak current limit compensation circuit to achieve constant input power over line and load ranges.

## Protection

The ACT334 incorporates multiple protection functions including over-voltage, over-current and over-temperature.

## Output Short Circuit Protection

When the secondary side output is short circuited, the ACT334 enters hiccup mode operation. In this condition, the VDD voltage drops below the $\mathrm{V}_{\text {DDOFF }}$ threshold and the auxiliary supply voltage collapses. This turns off the ACT334 and causes it to restart. This hiccup behavior continues until the short circuit is removed.

## Output Over Voltage Protection

The ACT334 includes output over-voltage protection circuitry, which shuts down the IC when the output voltage is $40 \%$ above the normal regulation voltage for 4 consecutive switching cycles. The ACT334 enters hiccup mode when an output over voltage fault is detected.

## Over Temperature Shutdown

The thermal shutdown circuitry detects the ACT334
die temperature. The typical over temperature threshold is $135^{\circ} \mathrm{C}$ with $20^{\circ} \mathrm{C}$ hysteresis. When the die temperature rises above this threshold the ACT334 is disabled until the die temperature falls by $20^{\circ} \mathrm{C}$, at which point the ACT334 is re-enabled.

## TYPICAL APPLICATION

## Design Example

The design example below gives the procedure for a DCM flyback converter using the ACT334. Refer to Application Circuit in Figure 6, the design for a charger application starts with the following specification:

| Input Voltage Range | 85VAC $-265 \mathrm{VAC}, 50 / 60 \mathrm{~Hz}$ |
| :--- | :---: |
| Output Power, $\mathrm{P}_{\mathrm{O}}$ | 5 W |
| Output Voltage, $\mathrm{V}_{\text {OUTCV }}$ | 5.0 V |
| Full Load Current, $\mathrm{I}_{\text {OutfL }}$ | 1 A |
| OCP Current, I Ioutmax | 1.3 A |
| Transformer Efficiency, $\eta_{\text {xfm }}$ | 0.90 |
| System Efficiency CC, $\eta_{\text {system }}$ | 0.72 |
| System Efficiency CV, $\eta$ | 0.73 |

The operation for the circuit shown in Figure 6 is as follows: the rectifier bridge D1-D4 and the capacitor $C 1 / C 2$ convert the $A C$ line voltage to $D C$. This voltage supplies the primary winding of the transformer T1 and the startup resistor R7/R8. The primary power current path is formed by the transformer's primary winding, the NPN transistor, the ACT334 internal MOSFET and the current sense resistor R9. The network consisting of capacitor C4 and diode D6 provides a VDD supply voltage for ACT334 from the auxiliary winding of the transformer. C4 is the decoupling capacitor of the supply voltage and energy storage component for startup. The diode D8 and the capacitor C5 rectifies and filters the output voltage. The resistor divider consisting of R5 and R6 programs the output voltage.

The minimum and maximum DC input voltages can be calculated:
$V_{\text {INDCMIN }}=\sqrt{2 V_{A C M I N}^{2}-\frac{2 P_{\text {OUT }}\left(\frac{1}{2 f_{L}}-t_{C}\right)}{\eta \times C_{I N}}}$
$=\sqrt{2 \times 85^{2}-\frac{2 \times 5\left(\frac{1}{2 \times 50}-3.8 \mathrm{~ms}\right)}{72 \% \times 2 \times 6.8 \mu \mathrm{~F}}} \approx 90 \mathrm{~V}$
$V_{I N D C M A X}=\sqrt{2} \times V_{\text {ACMAX }}=\sqrt{2} \times 265=375 V$

## TYPICAL APPLICATION CONT'D

where $\eta$ is the estimated circuit efficiency, $f_{L}$ is the line frequency, $t_{C}$ is the estimated rectifier conduction time, $\mathrm{C}_{\mathrm{IN}}$ is empirically selected to be $2 \times 6.8 \mu \mathrm{~F}$ electrolytic capacitors based on the $3 \mu \mathrm{~F} / \mathrm{W}$ rule of thumb.

When the transistor is turned off, the voltage on the transistor's collector consists of the input voltage and the reflected voltage from the transformer's secondary winding. There is a ringing on the rising top edge of the flyback voltage due to the leakage inductance of the transformer. This ringing is clamped by a RCD network if it is used. Design this clamped voltage as 50 V below the breakdown of the NPN transistor. The flyback voltage has to be considered with selection of the maximum reverse voltage rating of secondary rectifier diode. If a 40 V Schottky diode is used, then the flyback voltage can be calculated:
$V_{\text {RO }}=\frac{V_{\text {NDCMAX }} \times\left(V_{\text {OUTCV }}+V_{\text {DS }}\right)}{V_{\text {DREV }}-V_{\text {OUTCV }}}=\frac{375 \times(5+0.2)}{40 \times 0.8-5}=73 \mathrm{~V}$
where $V_{D s}$ is the Schottky diode forward voltage, $V_{\text {DREV }}$ is the maximum reverse voltage rating of the diode and $\mathrm{V}_{\text {Outcv }}$ is the output voltage.

The maximum duty cycle is set to be $45 \%$ at low line voltage $85 \mathrm{~V}_{\text {AC }}$ and the circuit efficiency is estimated to be 73\%. Then the full load input current is:
$I_{I N}=\frac{V_{\text {OUTCV }} \times I_{\text {OUTPL }}}{V_{\text {INDCMIN }} \times \eta}=\frac{5 \times 1}{90 \times 72 \%}=75.6 \mathrm{~mA}$
The maximum input primary peak current at full load base on duty of $45 \%$ :
$I_{P K}=\frac{2 \times I_{I N}}{D}=\frac{2 \times 75.6}{45 \%}=338 \mathrm{~mA}$
The primary inductance of the transformer:
$L_{P}=\frac{V_{\text {INDCMIN }} \times D}{I_{P K} \times f_{\text {SW }}}=\frac{90 \times 45 \%}{338 \mathrm{~mA} \times 76 \mathrm{kHz}} \approx 1.6 \mathrm{mH}$
ACT334 needs to work in DCM in all conditions, thus $\mathrm{N}_{\mathrm{P}} / \mathrm{N}_{\mathrm{S}}$ should meet
$\frac{L_{P} \times I_{P K}}{V_{\text {INDCMIN }}}+\frac{L_{P} \times I_{P K}}{\left(V_{\text {OUTCV }}+V_{D S}\right) \times \frac{N_{P}}{N_{S}}}<\frac{0.9}{f_{S W}} \Rightarrow \frac{N_{P}}{N_{s}}>17.1$
The auxiliary to secondary turns ratio $N_{A} / N_{S}$ :
$\frac{N_{A}}{N_{S}}=\frac{V_{D D}+V_{D A}+V_{R}}{V_{\text {OUTCV }}+V_{D S}+V_{\text {CORD }}}=\frac{15+0.3+0.8}{5+0.20+0.402}=2.87$
Where $\mathrm{V}_{\mathrm{DA}}$ is diode forward voltage of the auxiliary side and $V_{R}$ is the resister voltage.
An EFD15 transformer gapped core with an effective inductance $A_{L E}$ of $82 n H / T^{2}$ is selected. The number of turns of the primary winding is:
$N_{P}=\sqrt{\frac{L_{P}}{A_{L E}}}=\sqrt{\frac{1.6 \mathrm{mH}}{82 n H / T^{2}}}=140$
The number of turns of secondary and auxiliary windings can be derived when $\mathrm{Np} / \mathrm{Ns}=17.5$ :
$N_{S}=\frac{N_{S}}{N_{P}} \times N_{P}=\frac{1}{17.5} \times 140=8$
$N_{A}=\frac{N_{A}}{N_{S}} \times N_{S}=2.87 \times 8=23$
The current sense resistance ( $\mathrm{R}_{\mathrm{CS}}$ ) determines the current limit value based on the following equation:
$R_{\text {CS }}=\frac{0.9 \times V_{\text {CSLIM }}}{\sqrt{\frac{\left.I_{\text {OUTFL }}+I_{\text {OUTMAX }}\right) \times V_{\text {OUT }}}{}} \frac{0.9 \times 0.396}{L_{P} \times f_{S W} \times\left(\frac{\eta_{\text {System }}}{\eta_{\text {Xft }}}\right)}}=\frac{(1+1.3) \times 5}{\sqrt{1.6 \times 75 \times\left(\frac{0.72}{0.90}\right)}}=1 R$
The voltage feedback resistors are selected according to below equation:
$R_{F B 1}=\frac{N_{A}}{N_{P}} \times \frac{L_{P}}{R_{C S}} \times K=\frac{23}{140} \times \frac{1.6}{1} \times 229656 \approx 60.4 \mathrm{k}$
Where K is IC constant and $\mathrm{K}=229656$.
$R_{F B 2}=\frac{V_{F B}}{\left(V_{\text {OUTCV }}+V_{D S}\right) \frac{N_{A}}{N_{S}}-V_{F B}} R_{F B 1}$
$=\frac{2.20}{(5+0.4) \times 2.87-2.20} \times 60.4=10.5 \mathrm{k}$
When selecting the output capacitor, a low ESR electrolytic capacitor is recommended to minimize ripple from the current ripple. The approximate equation for the output capacitance value is given by:
$C_{\text {OUT }}=\frac{I_{\text {OUTCC }} \times D}{f_{S W} \times \triangle V_{R I P P L E}}=\frac{1 \times 0.45}{75 \mathrm{kHz} \times 50 \mathrm{mV}}=120 \mu \mathrm{~F}$
A $470 \mu \mathrm{~F}$ electrolytic capacitor is used to keep the ripple small.

## PCB Layout Guideline

Good PCB layout is critical to have optimal performance. Decoupling capacitor (C4), current sense resistor (R9) and feedback resistor (R5/R6) should be placed close to $V_{D D}$, CS and FB pins respectively. There are two main power path loops. One is formed by C1/C2, primary winding, NPN transistor and the ACT334. The other is the secondary winding, rectifier D8 and output capacitors (C5). Keep these loop areas as small as possible. Connect high current ground returns, the input capacitor ground lead, and the ACT334 G pin

## TYPICAL APPLICATION CONT'D

to a single point (star ground configuration).

## NPN Selection Guideline

NPN transistors with HFE of 20 to 30 are highly recommended in the design due to the start up time. If the HFE is too low the start up time becomes longer because of 30M start up resister.

## $\mathrm{V}_{\mathrm{FB}}$ Sampling Waveforms

ACT334 senses the output voltage information through the $\mathrm{V}_{\mathrm{FB}}$ waveforms. Proper $\mathrm{V}_{\mathrm{FB}}$ waveforms are required for IC to operate in a stable status. To avoid mis-sampling, $1.8 \mu \mathrm{~s}$ blanking time is added to blank the ringing period due to the leakage inductance and the circuit parasitic capacitance.
Figure 2 is the recommended $\mathrm{V}_{\mathrm{FB}}$ waveform to guarantee the correct sampling point so that the

Figure 2


Figure 4


Figure 3


Figure 5

## Figure 6：

Universal VAC Input，5V／1A Output Charger


Table 1：ACT334 Bill of Materials

| Item | Reference | Description | QTY |
| :---: | :---: | :---: | :---: |
| 1 | C1，C2 | Capacitor，Electrolytic， $6.8 \mu \mathrm{~F} / 400 \mathrm{~V}$ ，10x12mm（Low leakage current） | 2 |
| 2 | C3 | Capacitor，Ceramic，220pF／500V，1206，SMD | 1 |
| 3 | C4 | Capacitor，Ceramic，4．7 $\mathrm{F} / 35 \mathrm{~V}, 1206, \mathrm{SMD}$ | 1 |
| 4 | C5，C6 | Capacitor，Electrolytic， $680 \mu \mathrm{~F} / 10 \mathrm{~V}$ ， $8 \times 12 \mathrm{~mm}$ | 2 |
| 5 | C9 | Capacitor，Ceramic， $1000 \mathrm{pF} / 50 \mathrm{~V}$ ，0805，SMD | 1 |
| 6 | D1－D4 | Diode，Rectifier，1000V／1A，1N4007，DO－41 | 4 |
| 7 | D5，D6 | Diode，Ultra Fast，FR107，1000V／1．0A，DO－41 | 2 |
| 8 | D8 | Diode，schottky，40V／5A，SB540，DO－15 | 1 |
| 9 | L1 | Axial Inductor，1．5mH，0410，Dip | 1 |
| 10 | Q1 | Transistor，HFE 20－25，NPN，13003，TO－126 | 1 |
| 11 | FR1 | Wire Round Resistor，1W，10』，KNP，5\％ | 1 |
| 12 | R2 | Chip Resistor，1．5m ，1206，5\％ | 1 |
| 13 | R3 | Chip Resistor，100 ，1206，5\％ | 1 |
| 14 | R1 | Chip Resistor，22，，0805，5\％ | 1 |
| 15 | R4 | Chip Resistor，15，0805，5\％ | 1 |
| 16 | R5 | Chip Resistor，60．4k ，0805，1\％ | 1 |
| 17 | R6 | Chip Resistor，10．5k』，0805，1\％ | 1 |
| 18 | R7，R8 | Chip Resistor，15m ，1206，5\％ | 2 |
| 19 | R9 | Chip Resistor，1．0』，1206，1\％ | 1 |
| 20 | R10 | Chip Resistor，162k ，0805，5\％ | 1 |
| 21 | R11 | Chip Resistor，3．6k』，0805，5\％ | 1 |
| 22 | R13 | Chip Resistor，10，0805，5\％ | 1 |
| 23 | T1 | Transformer，Lp＝1．6mH，EFD15 | 1 |
| 24 | U1 | IC，ACT334US－T，SOT23－6 | 1 |

Solutions for Sustainability

## TYPICAL PERFORMANCE CHARACTERISTICS CONT’D

(Circuit of Figure 6, unless otherwise specified.)


FB Voltage vs. Temperature




Normalized ILIM $^{\text {vs. Temperature }}$


## PACKAGE OUTLINE

## SOT23-6 PACKAGE OUTLINE AND DIMENSIONS



| SYMBOL | DIMENSION IN MILLIMETERS |  | DIMENSION IN INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | - | 1.450 | - | 0.057 |
| A1 | 0.000 | 0.150 | 0.000 | 0.006 |
| A2 | 0.900 | 1.300 | 0.035 | 0.051 |
| b | 0.300 | 0.500 | 0.012 | 0.020 |
| c | 0.080 | 0.220 | 0.003 | 0.009 |
| D | 2.900 BSC |  | 0.114 BSC |  |
| E | 1.600 BSC |  | 0.063 BSC |  |
| E1 | 2.800 BSC |  | 0.110 BSC |  |
| e | 0.950 BSC |  | 0.037 BSC |  |
| e1 | 1.900 BSC |  | 0.075 BSC |  |
| L | 0.300 | 0.600 | 0.012 | 0.024 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-semi.com or visit http://www.active-semi.com.

Sactive-semi is a registered trademark of Active-Semi.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by Active-Semi manufacturer:
Other Similar products are found below :
EVAL6482H-DISC EVAL-AD5522EBUZ EVAL-ADM1060EBZ EVAL-ADM1073MEBZ EVAL-ADM1166TQEBZ EVALADM1168LQEBZ EVAL-ADM1171EBZ EVAL-ADM1276EBZ EVB-EN5319QI EVB-EN5365QI EVB-EN6347QI EVB-EP5348UI MIC23158YML EV MIC23451-AAAYFL EV MIC5281YMME EV 124352-HMC860LP3E ADM00513 ADM8611-EVALZ ADM8612EVALZ ADM8613-EVALZ ADM8615-EVALZ ADP1046ADC1-EVALZ ADP1055-EVALZ ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP160UJZ-REDYKIT ADP166UJ-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP1715-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5-EVALZ ADP1752-1.5-EVALZ ADP1754-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3-EVALZ ADP1876-EVALZ ADP1879-1.0-EVALZ ADP1882-1.0-EVALZ ADP1883-0.6-EVALZ ADP197CB-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.2-EVALZ

