## QUAD/DUAL SUPERCAPACITOR AUTO BALANCING (SAB ${ }^{\text {TM }}$ ) MOSFET ARRAY

## GENERAL DESCRIPTION

The ALD810024/ALD910024 are members of the ALD8100xx (quad) and ALD9100xx (dual) family of Supercapacitor Auto Balancing MOSFETs, or SAB ${ }^{\text {TM }}$ MOSFETs. SAB MOSFETs are built with production proven EPAD ${ }^{\circledR}$ technology and are designed to address voltage and leakage-current balancing of supercapacitors connected in series. Supercapacitors, also known as ultracapacitors or supercaps, connected in series can be leakage-current balanced by using a combination of one or more devices connected across each supercapacitor stack to prevent over-voltages.

The ALD810024 offers a set of unique, precise operating voltage and current characteristics for each of four SAB MOSFET devices, as shown in its Operating Electrical Characteristics table. It can be used to balance up to four supercapacitors connected in series. The ALD910024 has its own set of unique precision Operating Electrical Characteristics for each of its two SAB MOSFET devices, suitable for up to two series-connected supercapacitors.

Each SAB MOSFET features a precision gate threshold voltage in the $V_{t}$ mode, which is 2.40 V when the gate-drain source terminals $\left(\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}\right)$ are connected together at a drain-source current of $\operatorname{lDS}(O N)=1 \mu \mathrm{~A}$. In this mode, input voltage $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}$. Different $\mathrm{V}_{\text {IN }}$ produces an Output Current IOUT $=\operatorname{IDS}(O N)$ characteristic and results in an effective variable resistor that varies in value exponentially with $\mathrm{V}_{\mathrm{IN}}$. This $\mathrm{V}_{\mathrm{IN}}$, when connected across each supercapacitor in a series, balances each supercapacitor to within its voltage and current limits.

When $\mathrm{V}_{\mathrm{IN}}=2.40 \mathrm{~V}$ is applied to an ALD810024/ALD910024, its IOUT is $1 \mu \mathrm{~A}$. For a 100 mV increase in $\mathrm{V}_{\mathrm{IN}}$, to 2.50 V , IOUT increases by about tenfold. For an additional increase in $\mathrm{V}_{\text {IN }}$ to 2.62 V for the ALD910024 (2.64V for the ALD810024), IOUT increases one hundredfold, to $100 \mu \mathrm{~A}$. Conversely, for a 100 mV decrease in VIN to 2.30 V , IOUT decreases to one tenth of its previous value, to $0.1 \mu \mathrm{~A}$. Another 100 mV decrease in input voltage would reduce lout to $0.01 \mu \mathrm{~A}$. Hence, when an ALD810024/ALD910024 SAB MOSFET is connected across a supercapacitor that charges to less than 2.20V, it would dissipate essentially no power.
(Continued on next page)

## PRODUCT FAMILY SPECIFICATIONS

For more information on supercapacitor balancing, how SAB MOSFETs achieve automatic supercapacitor balancing, the device characteristics of the SAB MOSFET family, product family product selection guide, applications, configurations, and package information, please download from www.aldinc.com the document:
"ALD8100xx/ALD9100xx Family of Supercapacitor Auto Balancing (SAB ${ }^{\text {TM }}$ ) MOSFET ARRAYs"

ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))

| Package | Operating Temperature Range |  |
| :---: | :---: | :---: |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> (Commercial) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> (Industrial) |
| 16-Pin SOIC | ALD810024SCL | ALD810024SCLI |
| 8-Pin SOIC | ALD910024SAL | ALD910024SALI |

## FEATURES \& BENEFITS

- Simple and economical to use
- Precision factory trimmed
- Automatically regulates and balances leakage currents
- Effective for supercapacitor charge-balancing
- Balances up to 4 supercaps with a single IC package
- Balances 2-cell, 3-cell, 4-cell series-connected supercaps
- Scalable to larger supercap stacks and arrays
- Near zero additional leakage currents
- Zero leakage at 0.3V below rated voltages
- Balances series and/or parallel-connected supercaps
- Leakage currents are exponential function of cell voltages
- Active current ranges from $<0.3 n A$ to $>1000 \mu \mathrm{~A}$
- Always active, always fast response time
- Minimizes leakage currents and power dissipation


## APPLICATIONS

- Series-connected supercapacitor cell leakage balancing
- Energy harvesting
- Long term backup battery with supercapacitor outputs
- Zero-power voltage divider at selected voltages
- Matched current mirrors and current sources
- Zero-power mode maximum voltage limiter
- Scaled supercapacitor stacks and arrays


## PIN CONFIGURATIONS



## GENERAL DESCRIPTION (CONT.)

The voltage dependent characteristic of the ALD810024/ ALD910024 on-resistance is effective in controlling excessive voltage rise across a supercapacitor when connected across it. In se-ries-connected supercapacitor stacks, when one supercapacitor voltage rises, the voltage of the other supercapacitors drops, with the ones that have the highest leakage currents having the lowest supercapacitor voltages. The SAB MOSFETs connected across these supercapacitors would exhibit complementary opposing current levels, resulting in little additional leakage currents other than those caused by the supercapacitors themselves.

For technical assistance, please contact ALD technical support at techsupport@aldinc.com.

## APPLYING THE ALD810024/ALD910024:

1) Select a maximum supercapacitor leakage current limit for any supercapacitor used in the stack. This is the same as output current, IOUT = IDS(ON), of the ALD810024/ALD910024. Test that each supercapacitor leakage current meets this maximum current limit before use in the stack.
2) Determine whether the input voltage $\mathrm{V}_{\mathrm{IN}}\left(\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}\right)$ at that lout is acceptable for the intended application. This voltage is the same voltage as the maximum desired operating voltage of the supercapacitor. For example, with the ALD810024, IOUT $=100 \mu \mathrm{~A}$ corresponds to $\mathrm{V}_{\mathrm{IN}}=2.64 \mathrm{~V}$.
3) Determine that the operating voltage margin, due to various tolerances and/or temperature effects, is adequate for the intended operating environment of the supercapacitor.

SCHEMATIC DIAGRAM OF A TYPICAL CONNECTION FOR A FOUR-SUPERCAP STACK


1-16 DENOTES PACKAGE PIN NUMBERS C1-C4 DENOTES SUPERCAPACITORS

SCHEMATIC DIAGRAM OF A TYPICAL CONNECTION FOR A TWO-SUPERCAP STACK


1-8 DENOTES PACKAGE PIN NUMBERS C1-C2 DENOTES SUPERCAPACITORS

## ABSOLUTE MAXIMUM RATINGS

V+ to V- voltage
15.0 V
Drain-Source voltage, $\mathrm{V}_{\mathrm{DS}}$ 10.6 V
Gate-Source voltage, $\mathrm{V}_{\mathrm{GS}}$ $\qquad$
Operating Current $\qquad$ 10.6 V
Power dissipation $\qquad$ 80 mA
Operating temperature range SCL
Operating temperature range SCLI $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead temperature, 10 seconds $+260^{\circ} \mathrm{C}$

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.
OPERATING ELECTRICAL CHARACTERISTICS
$\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}^{-}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}$, IOUT = IDS(ON) unless otherwise specified

| Parameter | Symbol | ALD810024 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Gate Threshold Voltage | $\mathrm{V}_{\mathrm{t}}$ | 2.38 | 2.40 | 2.42 | V | VGS $=$ VDS; $\operatorname{IDS}(\mathrm{ON})=1 \mu \mathrm{~A}$ |
| Offset Voltage | Vos |  | 5 | 20 | mV | $\mathrm{V}_{\mathrm{t} 1}-\mathrm{V}_{\mathrm{t} 2}$ or $\mathrm{V}_{\mathrm{t} 3}-\mathrm{V}_{\mathrm{t} 4}$ |
| Offset Voltage Tempco | TCVos |  | 5 |  | $\mu \mathrm{V} / \mathrm{C}$ | $\mathrm{V}_{\mathrm{t} 1}-\mathrm{V}_{\mathrm{t} 2}$ or $\mathrm{V}_{\mathrm{t} 3}-\mathrm{V}_{\mathrm{t} 4}$ |
| Gate Threshold Voltage Tempco | TCVt |  | -2.2 |  | $\mathrm{mV} / \mathrm{C}$ | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\text {DS }} ; \operatorname{ldS}(\mathrm{ON})=1 \mu \mathrm{~A}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{array}{r} 0.0001 \\ 20000 \end{array}$ |  | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{M} \Omega \end{gathered}$ | VIN $=2.00 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{array}{r} 0.001 \\ 2100 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\text {IN }}=2.10 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT <br> RDS(ON) |  | $\begin{gathered} 0.01 \\ 220 \end{gathered}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.20 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{array}{r} 0.1 \\ 23 \end{array}$ |  | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{M} \Omega \end{gathered}$ | V IN $=2.30 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT <br> RDS(ON) |  | $\begin{array}{r} 1 \\ 2.4 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | V IN $=2.40 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{array}{r} 10 \\ 0.25 \end{array}$ |  | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{M} \Omega \end{gathered}$ | $\mathrm{V}_{\mathrm{IN}}=2.50 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 100 \\ 0.026 \end{array}$ |  | $\underset{\mathrm{M} \Omega}{\mu \mathrm{~A}}$ | $\mathrm{V}_{\text {IN }}=2.64 \mathrm{~V}$ |
| Output Current Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{array}{r} 300 \\ 0.009 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | V IN $=2.74 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT <br> RDS(ON) |  | $\begin{aligned} & 1000 \\ & 0.003 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | V IN $=2.92 \mathrm{~V}$ |
| Output Current Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{aligned} & 3000 \\ & 0.001 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=3.22 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 10000 \\ 0.0004 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=3.82 \mathrm{~V}$ |
| Drain Source Breakdown Voltage | BVDSX | 10.6 |  |  | V |  |
| Drain Source Leakage Current ${ }^{1}$ | IDS(OFF) |  | 10 | 400 | pA nA | $\begin{aligned} & V_{I N}=V_{G S}=V_{D S}=V_{t}-1.0 \\ & V_{I N}=V_{G S}=V_{D S}=V_{t}-1.0, \\ & T_{A}=+125^{\circ} \mathrm{C} \end{aligned}$ |
| Gate Leakage Current ${ }^{1}$ | IGSS |  | 5 | $\begin{array}{r} 200 \\ 1 \end{array}$ | pA nA | $\begin{aligned} & \mathrm{VGS}=5.0 \mathrm{~V}, \mathrm{VDS}=0 \mathrm{~V} \\ & \mathrm{VGS}=5.0 \mathrm{~V}, \mathrm{VDS}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \end{aligned}$ |
| Input Capacitance | CISS |  | 15 |  | pF | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=5.0 \mathrm{~V}$ |
| Turn-on Delay Time | ton |  | 10 |  | ns |  |
| Turn-off Delay Time | toff |  | 10 |  | ns |  |
| Crosstalk |  |  | 60 |  | dB | $\mathrm{f}=100 \mathrm{KHz}$ |

## ABSOLUTE MAXIMUM RATINGS

V+ to V- voltage 15.0 V
Drain-Source voltage, $\mathrm{V}_{\mathrm{DS}}$ 10.6 V
Gate-Source voltage, $\mathrm{V}_{\mathrm{GS}}$ $\qquad$ 10.6 V
Operating Current $\qquad$ 80 mA
Power dissipation
ature range SAL 500 mW
Operating temperature range $\mathrm{SAL} \longrightarrow 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Operating temperature range SALI $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead temperature, 10 seconds $\qquad$ $+260^{\circ} \mathrm{C}$

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.
OPERATING ELECTRICAL CHARACTERISTICS
$\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}^{-}=\mathrm{GND}, \mathrm{TA}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}$ IN $=\mathrm{VGS}=\mathrm{VDS}$, IOUT $=\operatorname{IDS}(\mathrm{ON})$ unless otherwise specified

| Parameter | Symbol | ALD910024 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Gate Threshold Voltage | $\mathrm{V}_{\mathrm{t}}$ | 2.38 | 2.40 | 2.42 | V | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\text {DS }}$; $\operatorname{IDS}(\mathrm{ON})=1 \mu \mathrm{~A}$ |
| Offset Voltage | VOS |  | 5 | 20 | mV | $V_{t 1}-V_{t 2}$ |
| Offset Voltage Tempco | TCVos |  | 5 |  | $\mu \mathrm{V} / \mathrm{C}$ | $V_{t 1}-V_{t 2}$ |
| Gate Threshold Voltage Tempco | TCVt |  | -2.2 |  | $\mathrm{mV} / \mathrm{C}$ | $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}} ; \operatorname{ldS}(\mathrm{ON})=1 \mu \mathrm{~A}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { lout } \\ & \text { RDS(ON) } \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 0.0001 \\ 20000 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.00 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT RDS(ON) |  | $\begin{array}{r} 0.001 \\ 2100 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.10 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT RDS(ON) |  | $\begin{array}{r} 0.01 \\ 220 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.20 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT RDS(ON) |  | $\begin{array}{r} 0.1 \\ 23 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.30 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT RDS(ON) |  | $\begin{array}{r} 1 \\ 2.4 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | V IN $=2.40 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \end{aligned}$ |  | $\begin{array}{r} 10 \\ 0.25 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.50 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT RDS(ON) |  | $\begin{array}{r} 100 \\ 0.026 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | V IN $=2.62 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | IOUT RDS(ON) |  | $\begin{array}{r} 300 \\ 0.009 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.70 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \text { RDS(ON) } \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 1000 \\ 0.003 \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.84 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { IOUT } \\ & \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 3000 \\ 0.001 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}=2.90 \mathrm{~V}$ |
| Output Current <br> Drain Source On Resistance | $\begin{aligned} & \text { lout } \\ & \text { RDS(ON) } \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 10000 \\ 0.0003 \\ \hline \end{array}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{M} \Omega \end{aligned}$ | V IN $=3.40 \mathrm{~V}$ |
| Drain Source Breakdown Voltage | BVDSX | 10.6 |  |  | V |  |
| Drain Source Leakage Current1 | IDS(OFF) |  | 10 | 400 | pA <br> nA | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{t}}-1.0 \\ & \mathrm{VIN}=\mathrm{VGS}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{t}}-1.0, \\ & \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \end{aligned}$ |
| Gate Leakage Current ${ }^{1}$ | IGSS |  | 5 | $\begin{array}{r} 200 \\ 1 \end{array}$ | pA <br> nA | $\begin{aligned} & \mathrm{VGS}=5.0 \mathrm{~V}, \mathrm{VDS}=0 \mathrm{~V} \\ & \mathrm{VGS}=5.0 \mathrm{~V}, \mathrm{VDS}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \end{aligned}$ |
| Input Capacitance | CISS |  | 30 |  | pF | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=5.0 \mathrm{~V}$ |
| Turn-on Delay Time | ton |  | 10 |  | ns |  |
| Turn-off Delay Time | toff |  | 10 |  | ns |  |
| Crosstalk |  |  | 60 |  | dB | $\mathrm{f}=100 \mathrm{KHz}$ |

## SOIC-16 PACKAGE DRAWING

## 16 Pin Plastic SOIC Package



| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.35 | 1.75 | 0.053 | 0.069 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.10 | 0.25 | 0.004 | 0.010 |
| b | 0.35 | 0.45 | 0.014 | 0.018 |
| C | 0.18 | 0.25 | 0.007 | 0.010 |
| D-16 | 9.80 | 10.00 | 0.385 | 0.394 |
| E | 3.50 | 4.05 | 0.140 | 0.160 |
| e | 1.27 BSC |  | 0.050 |  |
| BSC |  |  |  |  |
| H | 5.70 | 6.30 | 0.224 | 0.248 |
| L | 0.60 | 0.937 | 0.024 | 0.037 |
| $\varnothing$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| $\mathbf{S}$ | 0.25 | 0.50 | 0.010 | 0.020 |



## SOIC-8 PACKAGE DRAWING

8 Pin Plastic SOIC Package


| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.35 | 1.75 | 0.053 | 0.069 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.10 | 0.25 | 0.004 | 0.010 |
| b | 0.35 | 0.45 | 0.014 | 0.018 |
| C | 0.18 | 0.25 | 0.007 | 0.010 |
| D-8 | 4.69 | 5.00 | 0.185 | 0.196 |
| E | 3.50 | 4.05 | 0.140 | 0.160 |
| e | 1.27 BSC |  | 0.050 |  |
| BSC |  |  |  |  |
| H | 5.70 | 6.30 | 0.224 | 0.248 |
| L | 0.60 | 0.937 | 0.024 | 0.037 |
| $\varnothing$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| S | 0.25 | 0.50 | 0.010 | 0.020 |



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for MOSFET category:
Click to view products by Advanced Linear Devices manufacturer:

Other Similar products are found below :
614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D
TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C
IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI
DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384
NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956
NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF

