# Wide Input Voltage Range, High-Efficiency, Fault-Tolerant LED Driver 

## FEATURES AND BENEFITS

- Automotive AEC-Q100 qualified
- Fully integrated 42 V MOSFET for boost converter
- Fully integrated LED current sinks
- Withstands surge input up to $40 \mathrm{~V}_{\text {IN }}$ for load dump
- Operates down to $3.9 \mathrm{~V}_{\mathrm{IN}}$ (max) for idle stop
- Drives four strings of LEDs
- Maximum output voltage 40 V
- Up to 11 white LEDs in series
- Drive current for each string is 100 mA
- Programmable boost switching frequency ( 200 kHz to 2.15 MHz)
- Synchronized boost switching frequency option ( 320 kHz to 2.3 MHz )
- Dithering of boost switching frequency to reduce EMI
- Extremely high LED contrast ratio
- 10,000:1 using PWM dimming alone
- 100,000:1 when combining PWM and analog dimming

Continued on the next page...

## PACKAGES:



## DESCRIPTION

The A8519 is a multi-output LED driver for small-size LCD backlighting. It integrates a current-mode boost converter with internal power switch and four current sinks. The boost converter can drive up to 44 white LEDs, 11 LED per string, at 100 mA . The LED sinks can be paralleled together to achieve higher LED currents up to 400 mA . The A8519 operates from a single power supply from 4.5 to 40 V , which allows the part to withstand load dump conditions encountered in automotive systems.

The A8519 can control LED brightness through a digital (PWM) signal. An LED brightness contrast ratio of 10,000:1 can be achieved using PWM dimming at 100 Hz ; a higher ratio of $100,000: 1$ is possible when using a combination of PWM and analog dimming.
If required, the A8519 can drive an external P-channel MOSFET to disconnect input supply from the system in the event of a fault. The A8519 provides protection against output short, overvoltage, open or shorted diode, open or shorted LED pin, and overtemperature. A cycle-by-cycle current limit protects the internal boost switch against high-current overloads.

Continued on the next page...

## APPLICATIONS:

- Automotive infotainment backlighting
- Automotive cluster
- Automotive center stack


Typical Application Circuit Showing VOUT-to-Ground Short Protection Using Optional P-Channel MOSFET

## FEATURES AND BENEFITS (CONTINUED)

- Excellent input voltage transient response at lowest PWM duty cycle
- Gate driver for optional P-channel MOSFET input disconnect switch
- LED current accuracy $0.7 \%$
- LED string current-matching accuracy $0.8 \%$
- Protection against:
- Shorted boost switch, inductor or output capacitor
- Shorted FSET or ISET resistor
- Open or shorted LED pins and LED strings
- Open boost diode
- Overtemperature


## DESCRIPTION (CONTINUED)

The A8519 has a synchronization pin that allows boost switching frequencies to be synchronized in the range of 320 kHz to 2.3 MHz . The high switching frequency allows the converter to operate above the AM radio band. The IC contains a clock output pin that allows other converters to be synchronized to the A8519's boostswitching frequency.

The A8519 employs hysteresis control to help regulate the LED current at extremely short PWM on-time. The A8519-1 is identical to the A8519, except that it uses a smaller hysteresis window to reduce output voltage ripple during PWM dimming.

## SELECTION GUIDE

| Part Number | Operating Ambient <br> Temperature Range <br> $\mathbf{T}_{\mathbf{A}}\left({ }^{\circ} \mathrm{C}\right)$ | Hysteresis <br> Window | Package | Packaging [1] | Leadframe <br> Plating |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A8519KLPTR-T | -40 to 125 | 350 mV | 20 -pin TSSOP with exposed thermal pad | 4000 pieces per reel | $100 \%$ matte tin |
| A8519KETTR-R | -40 to 125 | 350 mV | 28 -pin $5 \times 5 \mathrm{~mm}$ QFN with exposed ther- <br> mal pad and sidewall plated | 1500 pieces per reel | $100 \%$ matte tin |
| A8519KLPTR-T-1 | -40 to 125 | 150 mV | 20 -pin TSSOP with exposed thermal pad | 4000 pieces per reel | $100 \%$ matte tin |
| A8519KETTR-R-1 | -40 to 125 | 150 mV | 28 -pin $5 \times 5 \mathrm{~mm}$ QFN with exposed ther- <br> mal pad and sidewall plated | 1500 pieces per reel | $100 \%$ matte tin |

${ }^{[1]}$ Contact Allegro for additional packing options.

ABSOLUTE MAXIMUM RATINGS [2]

| Characteristic | Symbol | Notes | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| LEDx Pins | $\mathrm{V}_{\text {LEDx }}$ | $x=1,2,3$, or 4 | -0.3 to 40 | V |
| OVP Pin | $\mathrm{V}_{\text {OVP }}$ |  | -0.3 to 40 | V |
| VIN, VOUT Pins | $\mathrm{V}_{\text {IN, }} \mathrm{V}_{\text {OUT }}$ |  | -0.3 to 40 | V |
| VSENSE, GATE Pins | $\mathrm{V}_{\text {SENSE, }} \mathrm{V}_{\text {GATE }}$ |  | $\mathrm{V}_{\text {IN }}-7.4$ to $\mathrm{V}_{\text {IN }}+0.4$ | V |
| SW Pin ${ }^{[3]}$ | $\mathrm{V}_{\text {SW }}$ | Continuous | -0.6 to 42 | V |
|  |  | t < 50 ns | -1 to 48 | V |
| FAULT Pin | $\mathrm{V}_{\text {FAULT }}$ |  | -0.3 to 40 | V |
| APWM, PWM, CLKOUT, COMP, FSET, ISET, VDD Pins |  |  | -0.3 to 5.5 | V |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | K temperature range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J} \text { (max) }}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

${ }^{[2]}$ Operation at levels beyond the ratings listed in this table may cause permanent damage to the device. The absolute maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the electrical characteristics table is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
${ }^{[3]}$ SW DMOS is self-protecting and will conduct when $V_{\text {SW }}$ exceeds 48 V .

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information.

| Characteristic | Symbol | Test Conditions [1] | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Package Thermal Resistance | $\mathrm{R}_{\theta \mathrm{JA}}$ | LP Package on 2-layer 3 in ${ }^{2} \mathrm{PCB}$ | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | ET Package on 2-layer 3 in ${ }^{2}$ PCB | Contact factory | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | LP Package on 4-layer PCB Based on JEDEC Standards | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | ET Package on 4-layer PCB Based on JEDEC Standards | 32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{[1]}$ Additional thermal information available on the Allegro website.

Table of Contents
Features and Benefits. ..... 1
Synchronization ..... 14
Description ..... 1
Applications ..... 1
Packages ..... 1
Typical Application Diagram ..... 1
Specifications ..... 2
Selection Guide ..... 2
Absolute Maximum Ratings ..... 2
Thermal Characteristics ..... 3
Functional Block Diagram ..... 4
Pinout Diagrams and Terminal List ..... 5
Electrical Characteristics ..... 6
Characteristic Performance ..... 10
Functional Description ..... 12
Enabling the IC ..... 12
Powering Up: LED Pin Check ..... 12
Powering Up: Boost Output Undervoltage Protection ..... 13
Soft-Start Function ..... 14
Frequency Selection ..... 14
LED Current Setting and LED Dimming ..... 18
PWM Dimming ..... 19
APWM Pin ..... 20
Extending LED Dimming Ratio. ..... 21
Analog Dimming ..... 21
LED String Short Detect ..... 22
Overvoltage Protection ..... 23
Boost Switch Overcurrent Protection ..... 24
Input Overcurrent Protection and Disconnect Switch ..... 25
Setting the Current Sense Resistor ..... 26
Input UVLO ..... 26
VDD ..... 26
Shutdown ..... 26
Dithering Feature ..... 27
Fault Protection During Operation ..... 28
Application Information ..... 31
Design Example ..... 31
Package Outline Drawings ..... 36

## Functional Block Diagram



PINOUT DIAGRAMS


## Terminal List Table

| Pin Number |  | Name | Function |
| :---: | :---: | :---: | :---: |
| LP | ET |  |  |
| 1 | 18 | COMP | Output of the error amplifier and compensation node. Connect an Rz-Cz-Cp network from this pin to GND for control loop compensation. |
| 2 | 19, 20, 21 | PGND | Power ground for internal N-channel MOSFET switching device. Connect to PCB ground plane. |
| 3 | 22 | OVP | Overvoltage protection. Connect external resistor from VOUT to this pin to adjust the overvoltage protection level. |
| 4 | 23 | VOUT | Connect directly to boost output voltage. |
| 5 | 25, 26 | SW | The drain of the internal N-channel MOSFET switching device of the boost converter. |
| 6 | 27 | GATE | Output gate driver pin for external P-channel MOSFET control. |
| 7 | 28 | VSENSE | Connect this pin to the negative sense side of the current sense resistor Rsc. The threshold voltage is measured as $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {SENSE }}$. There is also fixed current sink to allow for trip threshold adjustment. |
| 8 | 1 | VIN | Input power to the IC as well as the positive input used for current sense resistor. |
| 9 | 3 | FAULT | The pin is an open-drain type configuration that will be pulled low when a fault occurs. Connect a $100 \mathrm{k} \Omega$ resistor between this pin and desired logic level voltage. |
| 10 | 4 | CLKOUT | Logic output representing the switching frequency of internal boost oscillator. This allows other converters to be synchronized to the same frequency (with the same frequency dithering, if applicable) |
| 11 | 5 | VDD | Output of internal LDO (bias regulator). Connect a $1 \mu \mathrm{~F}$ decoupling capacitor between this pin and GND. |
| 12 | 6 | APWM | Analog trimming option or dimming. Applying a digital PWM signal to this pin adjusts the internal $\mathrm{I}_{\text {ISET }}$ current. |
| 13 | 7 | PWM | Enables the IC when this pin is pulled high. Also serves to control the LED intensity by using pulse-width modulation. Typical PWM dimming frequency is in the range of 100 to 400 Hz . |
| 14 | 8 | FSET | Frequency/synchronization pin. A resistor $\mathrm{R}_{\text {FSET }}$ from this pin to GND sets the switching frequency (with dithering superimposed). It can also be used to synchronize two or more converters in the system to an external frequency between 320 kHz and 2.3 MHz (dithering is disabled in this case). |
| 15 | 9 | ISET | Connect $\mathrm{R}_{\text {ISET }}$ resistor between this pin and GND to set the desired LED current setting. |
| 16 | 10, 11 | AGND | LED current ground. Connect to PCB ground plane. |
| $\begin{aligned} & \hline 17,18, \\ & 19.20 \end{aligned}$ | $\begin{aligned} & 13,14, \\ & 15,16 \end{aligned}$ | LED 1-4 | LED current sinks \#1 to 4. Connect the cathode of each LED string to associated pin. Unused LED pin must be terminated to GND through a $3.09 \mathrm{k} \Omega$ resistor. |
| - | $\begin{aligned} & 2,12, \\ & 17,24 \end{aligned}$ | NC | No connect. Leave open or connect to GND. |
| - | - | PAD | Exposed pad of the package providing enhanced thermal dissipation. This pad must be connected to the ground plane(s) of the PCB with at least 8 vias, directly in the pad. |

ELECTRICAL CHARACTERISTICS [1]: Unless otherwise specified, specifications are valid at $\mathrm{V}_{1 \mathrm{~N}}=16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\bullet$ indicates specifications guaranteed over the full operating temperature range with $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE |  |  |  |  |  |  |  |
| Input Voltage Range ${ }^{[3]}$ | $\mathrm{V}_{\text {IN }}$ |  | $\bullet$ | 4.5 | - | 40 | V |
| UVLO Start Threshold | $\mathrm{V}_{\text {UVLOrise }}$ | $\mathrm{V}_{\text {IN }}$ rising | $\bullet$ | - | - | 4.35 | V |
| UVLO Stop Threshold | $V_{\text {UVLOfall }}$ | $\mathrm{V}_{\text {IN }}$ falling | - | - | - | 3.9 | V |
| UVLO Hysteresis | $\mathrm{V}_{\text {UVLOHYS }}$ |  |  | 300 | 450 | 600 | mV |
| INPUT SUPPLY CURRENT |  |  |  |  |  |  |  |
| Input Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{V}_{\text {PWM }}=\mathrm{V}_{\text {IH }}, \mathrm{f}_{\text {SW }}=2 \mathrm{MHz}$ | $\bullet$ | - | 8 | 15 | mA |
| Input Sleep Supply Current | $I_{\text {SLEEP }}$ | $\mathrm{V}_{\text {IN }}=16 \mathrm{~V}, \mathrm{~V}_{\text {PWM }}=\mathrm{V}_{\text {SYNC }}=0 \mathrm{~V}$ | $\bullet$ | - | 2.0 | 10 | $\mu \mathrm{A}$ |
| INPUT LOGIC LEVELS (PWM, APWM) |  |  |  |  |  |  |  |
| Input Logic Level Low | $\mathrm{V}_{\text {IL }}$ |  | $\bullet$ | - | - | 0.4 | V |
| Input Logic Level High | $\mathrm{V}_{\mathrm{IH}}$ |  | $\bullet$ | 1.5 | - | - | V |
| PWM Input Pull-Down Resistor | $\mathrm{R}_{\text {EN }}$ | $\mathrm{V}_{\text {PWM }}=5 \mathrm{~V}$ |  | 60 | 100 | 140 | k $\Omega$ |
| APWM Input Pull-Down Resistor | $\mathrm{R}_{\text {APWM }}$ | $\mathrm{V}_{\text {PWM }}=\mathrm{V}_{\text {IH }}$ |  | 60 | 100 | 140 | k $\Omega$ |
| APWM |  |  |  |  |  |  |  |
| APWM Frequency [2] | $\mathrm{f}_{\text {APWM }}$ |  | - | 40 | - | 1000 | kHz |
| OUTPUT LOGIC LEVELS (CLKOUT) |  |  |  |  |  |  |  |
| Output Logic Level Low | $\mathrm{V}_{\text {OL }}$ | $5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<40 \mathrm{~V}$ | $\bullet$ | - | - | 0.3 | V |
| Output Logic Level High | $\mathrm{V}_{\mathrm{OH}}$ | $5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<40 \mathrm{~V}$ | $\bullet$ | 1.8 | - | - | V |
| ERROR AMPLIFIER |  |  |  |  |  |  |  |
| Source Current | $\mathrm{I}_{\mathrm{EA} \text { (source) }}$ | $\mathrm{V}_{\text {COMP }}=1.5 \mathrm{~V}$ |  | - | -600 | - | $\mu \mathrm{A}$ |
| Sink Current | $\mathrm{I}_{\text {EA(sink) }}$ | $\mathrm{V}_{\text {COMP }}=1.5 \mathrm{~V}$ |  | - | +600 | - | $\mu \mathrm{A}$ |
| COMP Pin Pull-Down Resistance | $\mathrm{R}_{\text {COMP }}$ | FAULT $=0, \mathrm{~V}_{\text {COMP }}=1.5 \mathrm{~V}$ |  | - | 1.4 | - | $\mathrm{k} \Omega$ |
| OVERVOLTAGE PROTECTION |  |  |  |  |  |  |  |
| OVP Pin Voltage Threshold | $\mathrm{V}_{\text {OVP(th) }}$ | OVP pin connected to $\mathrm{V}_{\text {OUT }}$ | $\bullet$ | 7 | 8.3 | 9.5 | V |
| OVP Pin Sense Current Threshold | $\mathrm{l}_{\text {OVP(th) }}$ | Current into OVP pin | $\bullet$ | 190 | 200 | 210 | $\mu \mathrm{A}$ |
| OVP Pin Leakage Current | $\mathrm{I}_{\text {OVP(LKG) }}$ | $\mathrm{V}_{\text {IN }}=16 \mathrm{~V}, \mathrm{PWM}=\mathrm{L}$ | $\bullet$ | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| OVP Accuracy |  |  |  | - | - | 5 | \% |
| Undervoltage Protection Threshold | $\mathrm{V}_{\text {UVP(th) }}$ | Measured at VOUT pin when $\mathrm{R}_{\text {OvP }}=160 \mathrm{k} \Omega\left[{ }^{[2]}\right.$ |  | - | 3 | - | V |
|  |  | Measured at VOUT pin when $\mathrm{R}_{\text {OVP }}=0$ |  | - | 0.55 | 0.7 | V |
| Secondary Overvoltage Protection | $\mathrm{V}_{\text {OVP(sec) }}$ | Measured at SW pin | $\bullet$ | 42 | 45 | 48 | V |

Continued on the next page...

[^0]ELECTRICAL CHARACTERISTICS [1]: Unless otherwise specified, specifications are valid at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\bullet$ indicates specifications guaranteed over the full operating temperature range with $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$; typical specifications are at $T_{A}=25^{\circ} \mathrm{C}$

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOOST SWITCH |  |  |  |  |  |  |  |
| Switch On-Resistance | $\mathrm{R}_{\text {SW }}$ | $\mathrm{I}_{\text {SW }}=0.75 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=16 \mathrm{~V}$ | - | 100 | 250 | 500 | $\mathrm{m} \Omega$ |
| Switch Leakage Current | $\mathrm{I}_{\text {SW(LKG) }}$ | $\mathrm{V}_{\text {SW }}=16 \mathrm{~V}, \mathrm{~V}_{\text {PWM }}=\mathrm{V}_{\text {IL }}$ | - | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| Switch Current Limit | $\mathrm{I}_{\text {SW(LIM }}$ |  | - | 3 | 3.65 | 4.5 | A |
| Secondary Switch Current Limit ${ }^{\text {[2] }}$ | $\mathrm{I}_{\text {SW(LIM2) }}$ | Higher than max $\mathrm{I}_{\text {SW(LIM) }}$ under all conditions part latches when detected |  | - | 4.9 | - | A |
| Minimum Switch On-Time | $\mathrm{t}_{\text {SW(on) }}$ |  | $\bullet$ | 45 | 65 | 85 | ns |
| Minimum Switch Off-Time | $\mathrm{t}_{\text {SW(off) }}$ |  | - | - | 65 | 85 | ns |
| OSCILLATOR FREQUENCY |  |  |  |  |  |  |  |
| Oscillator Frequency ${ }^{[5]}$ | $\mathrm{f}_{\text {sw }}$ | $\mathrm{R}_{\mathrm{FSET}}=10 \mathrm{k} \Omega$ | $\bullet$ | 1.95 | 2.15 | 2.35 | MHz |
|  |  | $\mathrm{R}_{\text {FSET }}=21.5 \mathrm{k} \Omega$ | - | 0.9 | 1 | 1.1 | MHz |
|  |  | $\mathrm{R}_{\text {FSET }}=110 \mathrm{k} \Omega$ |  | - | 200 | - | kHz |
| Oscillator Frequency Dithering Range | $\mathrm{f}_{\text {SW_DITH }}$ | $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ |  | - | $\pm 5$ | - | \% |
| Dithering Modulation Frequency | $\mathrm{f}_{\text {SW_MOD }}$ | $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ |  | - | 12.5 | - | kHz |
| FSET Pin Voltage | $V_{\text {FSET }}$ | A8519, $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ |  | - | 1.02 | - | V |
|  |  | A8519-1, $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ |  | - | 1.07 | - | V |
| SYNCHRONIZATION |  |  |  |  |  |  |  |
| Sync Input Logic Level | $\mathrm{V}_{\text {SYNCL }}$ | FSET pin logic Low | $\bullet$ | - | - | 0.4 | V |
|  | $\mathrm{V}_{\text {SYNCH }}$ | FSET pin logic High | - | 2 | - | - | V |
| Synchronized Switching Frequency | $\mathrm{f}_{\text {SW(sync) }}$ |  | $\bullet$ | 320 | - | 2300 | kHz |
| Synchronization Input Min. Off-Time | $\mathrm{t}_{\text {SYNC(off) }}$ |  | $\bullet$ | 150 | - | - | ns |
| Synchronization Input Min. On-Time | $\mathrm{t}_{\text {SYNC(on) }}$ |  | $\bullet$ | 150 | - | - | ns |
| LED CURRENT SINKS |  |  |  |  |  |  |  |
| LEDx Accuracy ${ }^{[4]}$ | Errled | $\mathrm{R}_{\text {ISET }}=8.33 \mathrm{k} \Omega$ | $\bullet$ | - | 0.7 | 3 | \% |
| LEDx Matching | $\Delta_{\text {LEDx }}$ | $\mathrm{I}_{\text {ISET }}=120 \mu \mathrm{~A}$ | $\bullet$ | - | 0.8 | 2 | \% |
| LEDx Regulation Voltage | $V_{\text {LEDx }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LED} 11}=\mathrm{V}_{\mathrm{LED} 2}=\mathrm{V}_{\mathrm{LED} 3}=\mathrm{V}_{\mathrm{LED} 4}, \\ & \mathrm{I}_{\mathrm{ISET}}=120 \mu \mathrm{~A} \end{aligned}$ | - | 750 | 850 | 975 | mV |
| ISET to $\mathrm{I}_{\text {LEDx }}$ Current Gain | $\mathrm{A}_{\text {ISET }}$ | $\mathrm{I}_{\text {ISET }}=120 \mu \mathrm{~A}$ | - | 696 | 710 | 727 | A/A |
| ISET Pin Voltage | $\mathrm{V}_{\text {ISET }}$ |  |  | 0.987 | 1.017 | 1.047 | V |
| Allowable ISET Current | IISET |  | - | 20 | - | 144 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LEDx }}$ Short detect | $\mathrm{V}_{\text {LEDX(SC) }}$ | While LED sinks are in regulation; sensed from $\mathrm{V}_{\text {LeDx }}$ to AGND | - | 4.7 | 5.2 | 5.7 | V |
| LED Startup Ramp Time ${ }^{[2]}$ | $\mathrm{t}_{\text {ss }}$ | Time duration before all LED channels come into regulation, or OVP is tripped |  | - | 20 | - | ms |

Continued on the next page...
${ }^{[1]}$ For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).
${ }^{[2]}$ Ensured by design and characterization, not production tested.
${ }^{[3]}$ Minimum $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ is only required at startup. After startup is completed, IC can continue to operate down to $\mathrm{V}_{\mathrm{IN}}=3.9 \mathrm{~V}$
${ }^{[4]}$ LED current is trimmed to cancel variations in both Gain and ISET voltage
${ }^{[5]} \mathrm{f}_{\mathrm{SW}}$ measurements were taken with dithering function is disabled.

ELECTRICAL CHARACTERISTICS [1]: Unless otherwise specified, specifications are valid at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\bullet$ indicates specifications guaranteed over the full operating temperature range with $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$; typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM DIMMING |  |  |  |  |  |  |  |
| Maximum PWM Dimming Until OffTime ${ }^{[2]}$ | $t_{\text {PWML }}$ | Measured while PWM = low, during dimming control and internal references are powered on (exceeding $\mathrm{t}_{\text {PWML }}$ results in shutdown) |  | - | 32750 | - | $\begin{gathered} \substack{\mathrm{f}_{\mathrm{SW}} \\ \text { cycles }} \end{gathered}$ |
| Minimum PWM On-Time | $t_{\text {PWMH(min1) }}$ | First cycle when powering up IC ( $\mathrm{V}_{\text {PWM }}=0$ to 3.3 V ) | - | - | 0.75 | 2 | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\text {PWMH(min) }}$ | Subsequent PWM pulses | $\bullet$ | - | 0.5 | 1 | $\mu \mathrm{s}$ |
| PWM High to LED On Delay | $\mathrm{t}_{\text {(PWWMon) }}$ | Time between PWM going high and when LED current reaches $90 \%$ of maximum ( $\mathrm{V}_{\text {PWM }}=0$ to 3.3 V ) | - | - | 0.2 | 0.5 | $\mu \mathrm{s}$ |
| PWM Low to LED Off Delay | $\mathrm{t}_{\text {(PWMoff })}$ | Time between PWM going low and when LED current reaches $10 \%$ of maximum ( $\mathrm{V}_{\mathrm{PWM}}=3.3$ to 0 V ) | - | - | 0.36 | 0.5 | $\mu \mathrm{s}$ |
| HYSTERESIS CONTROL |  |  |  |  |  |  |  |
| Hysteresis Window (A8519) | $\mathrm{V}_{\text {HYST }}$ | Measured at VOUT pin when PWM $=\mathrm{H}$ to L |  | - | 0.35 | - | V |
| Hysteresis Window (A8519-1) | $\mathrm{V}_{\mathrm{HYST} 1}$ | Measured at VOUT pin when PWM $=\mathrm{H}$ to L |  | - | 0.15 | - | V |
| GATE PIN |  |  |  |  |  |  |  |
| Gate Pin Sink Current | $\mathrm{I}_{\mathrm{G} \text { (sink) }}$ | $\mathrm{V}_{\text {GATE }}=\mathrm{V}_{\text {IN }}$, no input OCP fault |  | - | -113 | - | $\mu \mathrm{A}$ |
| Gate Pin Source Current | $\mathrm{I}_{\mathrm{G} \text { (source) }}$ | $\mathrm{V}_{\text {GATE }}=\mathrm{V}_{\text {IN }}-6 \mathrm{~V}$, input OCP fault tripped |  | - | 6 | - | mA |
| Gate Shutdown Delay When Overcurrent Fault Is Tripped [2] | $\mathrm{t}_{\text {FAuLt }}$ | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {SENSE }}=200 \mathrm{mV}$, monitored at FAULT pin |  | - | - | 3 | $\mu \mathrm{s}$ |
| Gate Voltage | $\mathrm{V}_{\text {GATE }}$ | Measured between GATE and VIN when gate is on |  | - | -6.7 | - | V |
| VSENSE PIN |  |  |  |  |  |  |  |
| VSENSE Pin Sink Current | $\mathrm{I}_{\text {VSENSE }}$ |  | $\bullet$ | 17.2 | 21.5 | 25.8 | $\mu \mathrm{A}$ |
| VSENSE Trip Point | $\mathrm{V}_{\text {SENSE(trip) }}$ | Measured between VIN and VSENSE, $\mathrm{R}_{\text {adj }}=0$ | - | 95 | 110 | 125 | mV |
| FAULT PIN |  |  |  |  |  |  |  |
| FAULT Pull-Down Voltage | $\mathrm{V}_{\text {FAULT }}$ | $\mathrm{I}_{\text {FAULT }}=1 \mathrm{~mA}$ |  | - | - | 0.5 | V |
| FAULT Pin Leakage Current | $\mathrm{I}_{\text {FAULT(kg) }}$ | $\mathrm{V}_{\text {FAULT }}=5 \mathrm{~V}$ |  | - | - | 1 | $\mu \mathrm{A}$ |
| THERMAL PROTECTION (TSD) |  |  |  |  |  |  |  |
| Thermal Shutdown Threshold [2] | $\mathrm{T}_{\text {SD }}$ | Temperature rising |  | 155 | 170 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis [2] | $\mathrm{T}_{\text {SD(hys) }}$ |  |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

[^1]

Typical Application Showing Boost Configuration with Input Disconnect Switch to Protect Against VOUT-to-Ground Short


Typical Application Showing SEPIC Configuration for Flexible Input/Output Voltage Ratio

## CHARACTERISTIC PERFORMANCE



A8519 Evaluation Board Efficiency versus Input Voltage while Disconnect Switch and Snubber Circuit are Used

$$
\text { Efficiency at } \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \text { for Various LED Configurations }
$$

Eff ${ }_{\%}$


A8519 Evaluation Board Efficiency versus Total LED Current while Disconnect Switch and Snubber Circuit are Used

Higher efficiency can be achieved by:

- Using an inductor with low DCR.
- Using lower forward voltage drop and smaller junction capacitance Schottky diode.
- Removing the snubber circuit; however, this might compromise the EMI performance.
- Shorting out the disconnect switch and the input current sense resistor; however, this will eliminate the output short-to-GND protection feature.
- Lowering switching frequency. This will significantly improve the efficiency; however, to avoid the EMI AM band limits, careful switching frequency selection is required. In addition, a larger inductor will be needed.


## Startup Waveforms



Start up at $100 \%$ PWM Dimming, $\mathrm{V}_{\mathrm{IN}}=7 \mathrm{~V}, 4$ Channels, 10 LEDs/Channel, $60 \mathrm{~mA} /$ Channel; Time base $=10 \mathrm{~ms} /$ Div


Start up at 0.02\% PWM Dimming, $\mathrm{V}_{\mathrm{IN}}=7 \mathrm{~V}, 4$ Channels, 10 LEDs/Channel, $60 \mathrm{~mA} /$ Channel; Time base $=10 \mathrm{~ms} /$ Div

Transient Response to Step Change in PWM Dimming


From $\mathrm{PWM}=0.1 \%$ to $\mathrm{PWM}=100 \%$ at 4 Channels, $60 \mathrm{~mA} /$ Channel, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$; Time base $=50 \mathrm{~ms} /$ Div


From $\mathrm{PWM}=100 \%$ to $\mathrm{PWM}=0.1 \%$ at 4 Channels, $60 \mathrm{~mA} /$ Channel, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$; Time base $=50 \mathrm{~ms} /$ Div

Transient Response to Step Change in $\mathrm{V}_{\mathrm{IN}}$ Voltage


From $\mathrm{V}_{\mathbb{I N}}=16 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, 4$ Channels, $60 \mathrm{~mA} /$ Channel, PWM $=100 \%$; Time base $=50 \mathrm{~ms} /$ Div


From $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, 4$ Channels, $60 \mathrm{~mA} /$ Channel, PWM $=100 \%$; Time base $=50 \mathrm{~ms} /$ Div

## FUNCTIONAL DESCRIPTION

## Enabling the IC

The IC turns on when a logic high signal is applied on the PWM pin with a minimum duration of $\mathrm{t}_{\text {PWMH }}$ for the first clock cycle, and the input voltage present on the VIN pin is greater than 4.35 V to clear the UVLO threshold. Before the LEDs are enabled, the A8519 driver goes through a system check to see if there are any possible fault conditions that might prevent the system from functioning correctly. Also if the FSET pin is pulled low the IC will not power up. More information on the FSET pin can be found in the Synchronization section of the datasheet.


Figure 1: Power Up Diagram Showing PWM, ISET, and VDD Voltages and Total LED Current
Once the IC is enabled, there are only two ways to shut down the IC into low-power mode:

1. Pull PWM pin to low for at least 32,750 clock cycles (approximately 16 ms at 2 MHz ).
2. Cut off the supply and allow $\mathrm{V}_{\text {IN }}$ to drop below UVLO falling threshold (less than 3.9 V).

## Powering Up: LED Pin Check

Once VIN pin goes above UVLO and a high signal is present on the PWM pin, the IC proceeds to power up. The A8519 then enables the disconnect switch (GATE) and checks to see if the LED pins are shorted to ground and/or are not used. The LED detect phase starts when the GATE voltage of the disconnect switch is equal to $\mathrm{V}_{\text {IN }}-3.3 \mathrm{~V}$.
Figure 2 shows the relation of LEDx pins with respect to the gate voltage of the disconnect switch (if used) during LED detect phase, as well as the duration of the LED detect for a switching frequency of 2 MHz .


Figure 2: Power Up Diagram Showing Disconnect $\mathrm{V}_{\text {GATE }}, \mathrm{V}_{\text {LED1 }}$, $\mathrm{V}_{\text {ISET }}$, and $\mathrm{V}_{\text {PWM }}$ During LED Pins Detect and Regulation Period

When the voltage threshold on VLEDx pins exceeds 120 mV , a delay between 3000 and 4000 clock cycles ( 1.5 to 2 ms ) is used to determine the status of the pins.
Table 1: LED Detection Duration for Given Switching Frequency

| Switching Frequency | Detection Time |
| :---: | :---: |
| 2 MHz | 1.5 to 2 ms |
| 1 MHz | 3 to 4 ms |
| 800 kHz | 3.75 to 5 ms |
| 600 kHz | 5 to 6.7 ms |

All unused LED pins should be connected with a $3.09 \mathrm{k} \Omega$ resistor to GND. The unused pin, with the pull-down resistor, will be taken out of regulation at this point and will not contribute to the boost regulation loop.


Figure 3: Channel $\overline{\text { Select }}$ Setup

Table 2: LED Detection Voltage Thresholds

| LED Pin Voltage <br> Level | LED Pin | Action |
| :--- | :--- | :--- |
| Less than 70 mV | Indicates a short to <br> PCB GND | A8519 will not <br> proceed with power <br> up. |
| 150 mV | Not used | LED string connected <br> with the unused LED <br> pin is removed from <br> operation |
| 325 mV | LED pin in use | None |



Figure 4: LED String Detect Occurs when All LED Strings are Selected to be Used


Figure 5: Detect Voltage is about 150 mV when LED Pin 2 is not Used

If an LED pin is shorted to ground, the A8519 will not proceed with soft-start until the short is removed from the LED pin. This prevents the A8519 from powering up and putting an uncontrolled amount of current through the LEDs.


Figure 6: One LED Pin is Shorted to GND.
The IC will not proceed with power up until LED pin is released, at which point the LED pin is checked to see if it is used.

## Powering Up: Boost Output Undervoltage Protection

During startup, after the input disconnect switch has been enabled, the output voltage is checked through the OVP pin. If the sensed voltage does not rise above $\mathrm{V}_{\mathrm{UVP}(\mathrm{th})}$, the output is assumed to be at fault and the IC will not proceed with soft-start.

Undervoltage protection may be caused by one of the following faults:

- Output capacitor shorted to GND
- Boost inductor or diode open
- OVP sense resistor open

After an Output UVP fault has been detected, the A8519 immediately shuts down but does not latch off. It will retry as soon as the UVP fault is removed.

In case of output capacitor shorted to GND fault, however, the high inrush current will also trip the Input OCP fault. This causes the IC to shut down and latch off. To enable the IC again, the PWM pin must be pulled low for at least 32,750 clock cycles (about 16 ms at 2 MHz ), then pulled high again.

## Soft-Start Function

During startup, the A8519 ramps up its boost output voltage following a fixed ramp function. This technique limits the input inrush current and ensures the same startup time regardless of the PWM duty cycle.
The soft-start process is completed when any one of the following conditions is met:

1. All LED currents have reached their regulation targets,
2. Output voltage has reached $93 \%$ of its OVP threshold, or
3. Soft-start ramp time ( $\mathrm{t}_{\mathrm{SS}}$ ) has expired.

## Frequency Selection



Figure 7: Startup Diagram Showing the Input Current, Output Voltage, Total LED Current, and Switch Node Voltage
The switching frequency on the boost regulator is set by a single resistor connected to the FSET pin. The switching frequency can be can be anywhere from 200 kHz to 2.15 MHz . Figure 8 shows typical switching frequency in MHz for a given resistor value (in $\mathrm{k} \Omega$ ). The following equation can also be used to determine typical switching frequency from FSET resistance:

$$
f_{S W}=21.4 / R_{F S E T}+0.008
$$

where $\mathrm{f}_{\mathrm{SW}}$ is in $\mathrm{MHz}, \mathrm{R}_{\text {FSET }}$ is in $\mathrm{k} \Omega$.
If a fault occurs during operation that will increase the switching frequency, the FSET pin is clamped to a maximum switching frequency of no more than 3.5 MHz . If the FSET pin is shorted to GND, the part will shut down. For more details, see the Fault Mode table on page 25.


Figure 8: Switching Frequency versus $\mathrm{R}_{\text {FSET }}$ Resistor

## Synchronization

The A8519 can also be synchronized using an external clock. At power-up, if the FSET pin is held low, the IC will not power-up. Only when the FSET pin is tri-stated to allow for the pin to rise to about 1 V , or when a sync clock is detected, the A8519 will try to power up. The basic requirement of the sync signal is 150 ns minimum on-time and 150 ns minimum off-time as dictated by the requirements of pulse-width on- and off-times.


Figure 9: Sync Pulse On- and Off-Time Requirements

Figure 9 shows timing for a synchronization clock into the A8519 at 2.2 MHz .

Any pulse with a duty cycle of $33 \%$ to $66 \%$ at 2.2 MHz can be used to synchronize the IC. Table 3 summarizes the duty cycle range at various synchronization frequencies.

Table 3: Sync Pulse Duty Cycle Range for Selected Switching Frequencies.

| Sync Pulse Frequency | Duty Cycle Range |
| :---: | :---: |
| 2.2 MHz | $33 \%$ to $66 \%$ |
| 2 MHz | $30 \%$ to $70 \%$ |
| 1 MHz | $15 \%$ to $85 \%$ |
| 600 kHz | $9 \%$ to $91 \%$ |
| 300 kHz | $4.5 \%$ to $95.5 \%$ |



Figure 10: Synchronized FSET Pin and Switch Node SW Voltage.


Figure 11: Transition of the Switch Wave Form when the Sync Pulse is Detected. The A8519 is switching at 2 MHz , and the applied sync pulse is 1 MHz . The LED current does not show any variation while the frequency changeover occurs.

Suppose the A8519 is started up with a valid external SYNC signal, but the SYNC signal is lost during normal operation. In that case, one of the following happens:

- If the external SYNC signal is high impedance (open), the A8519 continues normal operation after approximately $5 \mu \mathrm{~s}$, at the switching frequency set by $\mathrm{R}_{\text {FSET }}$. No FAULT flag is generated.
- If the external SYNC signal is stuck low (shorted to ground), the A8519 will detect an FSET-shorted-to-GND fault. The FAULT pin is pulled low after approximately $10 \mu \mathrm{~s}$, and switching is disabled. Once the FSET pin is released or SYNC signal is detected again, the A8519 will proceed to soft-start.

To prevent generating a fault when the external SYNC signal is stuck at low, the circuit shown in Figure 12 can be used. When the external SYNC signal goes low, the A8519 will continue to operate normally at the switching frequency set by the $\mathrm{R}_{\text {FSET }}$. No FAULT flag is generated.


Figure 12: Countermeasure to Prevent External Sync Signal Stuck-at-Low Fault.

The following timing diagrams (not to scale) illustrate how the switching frequency of A8519 may be programmed.

## Case 1: Startup with internal oscillator (RFSET connected to FSET pin)



## Remarks:

- After the IC powers up, CLKOUT signal is generated by internal oscillator based on FSET pin current.
- Duty cycle of CLKOUT is approximately $50 \%$.
- When boost switching is enable, it has the same frequency as CLKOUT but different duty cycle.

Case 2: Startup with External Sync clock signal applied to FSET pin


## Remarks:

- Ext_Sync clock signal should be applied before EN/PWM pin goes High.
- After the IC powers up, CLKOUT signal is controlled by Ext_Sync.
- CLKOUT generates a fixed negative pulse of 200 ns following each rising edge of Ext_Sync. Its duty cycle varies with external frequency.

Case 3: Operating with External Sync initially, then switches over to internal oscillator


## Remarks:

- If the next rising edge of Ext_Sync failed to arrive within approximately $5 \mu \mathrm{~s}$, the IC switches over to internal oscillator mode.
- This transition could happen during fault condition when Ext_Sync line is broken. It is not recommended as part of the normal operation.
- DC-blocking capacitor is required (see Figure 12) to prevent Stuck-at-Low fault at FSET pin.

Case 4: Operating with internal oscillator initially, then switches over to External Sync


## Remarks:

- This transition could happen during fault condition when Ext_Sync line is intermittent. It is not recommended as part of the normal operation.
- DC-blocking capacitor is required (see Figure 12) to prevent Stuck-at-Low fault at FSET pin.
- Make sure the first Ext_Sync rising edge and the PWM rising edge do not coincide within a 500 ns window.


## A8519 and A8519-1

## Case 5: Operating with Ext_Sync1 initially, then

 switches over to Ext_Sync2

## Remarks:

- Irregular clock pulses may occur during transition between two external sync frequencies.
- Ensure the transition takes place at least 500 ns after the previous $\mathrm{PWM}=\mathrm{H}$ rising edge.
- Alternatively, execute the switchover during PWM = L only.


## LED Current Setting and LED Dimming

The maximum LED current can be up to 100 mA per channel, and is set through the ISET pin. Connect a resistor, $\mathrm{R}_{\text {ISET }}$, between this pin and GND. To set $\mathrm{I}_{\text {LED }}$ calculate $\mathrm{R}_{\text {ISET }}$ as follows:

$$
\begin{gathered}
I_{L E D}=I_{S E T} \times A_{I S E T} \\
I_{S E T}=\frac{V_{I S E T}}{R_{I S E T}} \\
R_{I S E T}=\frac{\left(V_{I S E T} \times A_{I S E T}\right)}{I_{L E D}}
\end{gathered}
$$

where $\mathrm{I}_{\text {LED }}$ current is in A and $\mathrm{R}_{\text {ISET }}$ is in $\Omega$.


Figure 13: Typical PWM Diagram Showing $\mathrm{V}_{\text {OUt }}$, $\mathrm{I}_{\text {LED }}$ and COMP Pin, as well as the PWM Signal. (PWM dimming Frequency is $500 \mathrm{~Hz} 50 \%$ duty cyle.)

This sets the maximum current through the LEDs, referred to as the $100 \%$ current.
Table 4: LED Current Setting Resistors (Values Rounded to the Nearest Standard Resistor Value)

| Standard Closest $\mathbf{R}_{\text {ISET }}$ Resistor <br> Values | LED Current <br> ILED |
| :---: | :---: |
| $7.15 \mathrm{k} \Omega$ | 100 mA per LED |
| $8.87 \mathrm{k} \Omega$ | 80 mA per LED |
| $11.8 \mathrm{k} \Omega$ | 60 mA per LED |
| $14.3 \mathrm{k} \Omega$ | 50 mA per LED |
| $17.8 \mathrm{k} \Omega$ | 40 mA per LED |



Figure 14: Typical PWM Diagram Showing $\mathrm{V}_{\text {OUT }}$, $\mathrm{I}_{\text {LED }}$, and COMP Pin, as well as the PWM Signal. (PWM dimming frequency is $500 \mathrm{~Hz} 1 \%$ duty cycle.)

## PWM Dimming

The LED current can be reduced from the $100 \%$ current level by PWM dimming using the PWM pin. When the PWM pin is pulled high, the A8519 turns on and all enabled LEDs sink 100\% current. When PWM is pulled low, the boost converter and LED sinks are turned off. The compensation (COMP) pin is floated, and critical internal circuits are kept active. The typical PWM dimming frequencies fall between 200 Hz and 1 kHz .

The A8519 is designed to deliver a maximum dimming ratio of $10,000: 1$ at PWM frequency of 100 Hz . That means a minimum PWM duty cycle of $0.01 \%$, or an on-time of just $1 \mu$ s out of a period of 10 ms .
High-PWM dimming ratio is acheived by regulating the output voltage during PWM off-time. The VOUT pin samples the output


Figure 15: Rising Edge PWM Signal to Total LED Current $I_{\text {LED(TOTAL) }}$ Turn-On Delay; Time base $=100 \mathrm{~ns}$
voltage during PWM on-time and regulates it during off-time. A hysteresis control loop brings VOUT higher by approximately 350 mV ( 150 mV for A8519-1) whenever it drops below the target voltage. In a highly noisy switching environment, it is necessary to insert an RC filter at the VOUT pin. A typical value of $\mathrm{R}=10 \mathrm{k} \Omega$ and $\mathrm{C}=47 \mathrm{pF}$ is recommended.
Another important feature of the A8519 is the PWM signal to LED current delay. This delay is typically less than 500 ns , which allows for greater LED current accuracy at low-PWM dimming duty cycles.

The error introduced by LED turn-on delay is partially offset by LED turn-off delay. Therefore, a PWM pulse width of under 1 $\mu \mathrm{s}$ is still feasible, but the percentage error of LED current will increase with narrower pulse width.


Figure 16: Falling Edge PWM Signal to Total LED Current $\mathrm{I}_{\text {LED(TOTAL) }}$ Turn-Off Delay; Time base $=100 \mathrm{~ns}$

## APWM Pin

The APWM pin is used in conjunction with the ISET pin (see Figure 17). This is a digital signal pin that internally adjusts the $\mathrm{I}_{\text {ISET }}$ current. The typical input signal frequency is between 40 kHz and 1 MHz . The duty cycle of this signal is inversely proportional to the percentage of current that is delivered to the LED (see Figure 18). As an example, a system that delivers $\mathrm{I}_{\text {LED(TOTAL) }}=240 \mathrm{~mA}$ would deliver $\mathrm{I}_{\text {LED(TOTAL) }}=180 \mathrm{~mA}$ when an APWM signal with a duty cycle of $25 \%$ is applied. When this pin is not used it should be tied to AGND.


Figure 17: Simplified Block Diagram of APWM ISET Block

To use the APWM pin as a trim function, the user should set the maximum output current to a value higher than the desired current by at least $5 \%$. The LED $\mathrm{I}_{\text {ISET }}$ current is then trimmed down to the appropriate desired value. Another consideration is the limitation of the APWM signal's duty cycle. In some cases, it might be more desirable to set the maximum $\mathrm{I}_{\text {ISET }}$ current to be $25 \%$ to $50 \%$ higher, thus allowing the APWM signal to have duty cycles that are between $25 \%$ and $50 \%$.


Figure 18: Normalized LED Current vs. APWM Duty Cycle $\mathrm{V}_{\text {IN }}=9 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\sim 22 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=24 \mathrm{k} \Omega, A P W M=200 \mathrm{kHz}$


Figure 19: Error in LED Current vs. APWM Duty Cycle $\mathrm{V}_{\text {IN }}=9 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\sim 22 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=24 \mathrm{k} \Omega, \mathrm{APWM}=200 \mathrm{kHz}$


Figure 20: Transition of Total LED Current from 240 mA to 180 mA , when a $25 \%$ APWM signal is applied to the APWM pin. (Dimming PWM $=100 \%$ )


Figure 21: Transition of Total LED Current from 180 mA to 240 mA , when a $25 \%$ APWM stops being applied to the APWM pin. (Dimming PWM $=100 \%$ )

Although the APWM dimming function has a wide frequency range, if used strictly as an analog dimming function, it is recommended to use frequency ranges between 50 and 500 kHz for best accuracy. The frequency range needs to be considered only if the user is not using APWM as a closed-loop trim function. It takes about 1 millisecond to change the actual LED current due to propagation delay between the APWM signal and the $\mathrm{I}_{\text {LED(TOTAL) }}$.


Figure 22: Transition of output current level when a $50 \%$ duty cycle APWM signal is applied to the APWM pin, in conjunction with $50 \%$ duty cycle applied to the PWM pin.

## Extending LED Dimming Ratio

The dynamic range of LED brightness can be further extended by using a combination of PWM duty cycle, APWM duty cycle, and analog dimming method.

For example, the following approach can be used to achieve a 50,000:1 dimming ratio at 200 Hz PWM frequency:

- Vary PWM duty cycle from $100 \%$ down to $0.02 \%$ to give 5,000:1 dimming.
- With PWM duty cycle at $0.02 \%$, vary APWM duty from $0 \%$ to $90 \%$ to reduce LED current down to $10 \%$. This gives a net effect of 50,000:1 dimming.


## Analog Dimming

Besides using APWM signal, the LED current can also be reduced by using an external DAC or another voltage source. Connect $\mathrm{R}_{\text {ISET }}$ between the DAC output and the ISET pin. The limit of this type of dimming is dependant of the range of the ISET pin. In the case of the A8519, the limit is 20 to $144 \mu \mathrm{~A}$.


Figure 23: Typical Application Circuit Using a DAC to Control the LED Current in the A8519

The ISET current is controlled by the following formula:

$$
I_{I S E T}=\frac{V_{I S E T}-V_{D A C}}{R_{I S E T}}
$$

where $\mathrm{V}_{\text {ISET }}$ is the ISET pin voltage and $\mathrm{V}_{\text {DAC }}$ is the DAC output voltage.

When the DAC voltage is 0 V , the LED current will be at its maximum. To keep the internal gain amplifier stable, do not decrease the current through the $\mathrm{R}_{\text {ISET }}$ resistor to less than $20 \mu \mathrm{~A}$.

Below is a typical application circuit using a DAC to control the LED current using a two-resistor configuration. The advantage of this circuit is that the DAC voltage can be higher or lower, thus adjusting the LED current to a higher or lower value of the preset LED current set by the $\mathrm{R}_{\text {ISET }}$ resistor.


Figure 24: Typical Application Circuit Using a DAC and $\mathrm{R}_{\text {ISET }}$ Resistor to Control the LED Current in the A8519

The LED current can be adjusted using the following formula:

$$
I_{I S E T}=\frac{V_{I S E T}}{R_{I S E T}}-\left[\frac{V_{D A C}-V_{I S E T}}{R 1}\right]
$$

where $\mathrm{V}_{\text {ISET }}$ is the ISET pin voltage and $\mathrm{V}_{\text {DAC }}$ is the DAC output voltage.

When $\mathrm{V}_{\text {DAC }}$ is equal to 1 V , the output is strictly controlled by the $\mathrm{R}_{\text {ISET }}$ resistor. When $\mathrm{V}_{\text {DAC }}$ is higher than 1 V , the LED current is reduced. When $V_{\text {DAC }}$ is lower that 1 V , the LED current is increased.

## LED String Short Detect

All LEDx pins are capable of handling the maximum $V_{\text {OUT }}$ that the converter can deliver, thus allowing for LEDx pin to $\mathrm{V}_{\text {OUT }}$ protection in case of a connector short.
In case some of the LEDs in an LED string are shorted, the voltage at the corresponding LEDx pin will increase. Any LEDx pin that has a voltage exceeding $\mathrm{V}_{\mathrm{LEDx}(\mathrm{SC})}$ will be removed from operation. This will prevent the IC from dissipating too much power by having a large voltage present on an LEDx pin.


Figure 25: Disabling of LED1 String when the LED1 Pin Voltage is Increased Above 4.6 V

While the IC is being PWM dimmed, the IC will recheck the disabled LED every time the PWM signal goes high to prevent false tripping of LED short. This also allows for some self-correction if an intermittent LED pin short-to-VOUT is present.
At least one LED must be in regulation for the LED string shortdetect protection to activate. In case all of the LED pins are above regulation voltage (this could happen when the input voltage rises too high for the LED strings), they will continue to operate normally.

## Overvoltage Protection

The A8519 has output overvoltage protection (OVP) and open Schottky diode protection (secondary OVP). The OVP pin has a threshold level of 8.3 V typical. A resistor can be used to set the output overvoltage protection threshold up to 40 V approximately. This is sufficient for driving 11 white LED in series.
The formula for calculating the OVP resistor is shown below:

$$
R_{O V P}=\frac{\left(V_{O V P}-V_{O V P(t h)}\right)}{I_{O V P(t h)}}
$$

where $\mathrm{V}_{\mathrm{OVP}(\mathrm{th})}=8.3 \mathrm{~V}$ typical and $\mathrm{I}_{\mathrm{OVP}(\text { th })}=200 \mu \mathrm{~A}$ typical.
The OVP function is not a latched fault. If the OVP condition occurs during a load dump, the IC will stop switching but not shut down.

There are several possibilities why an OVP condition is encountered during operation, the two most common being an open LED string and a disconnected output condition.
Figure 26 illustrates when the output of the A8519 is disconnected from load during normal operation. The output voltage instantly increases up to OVP voltage level, and then the boost stops switching to prevent damage to the IC. When the output voltage decreases to a low value, the boost converter will begin switching. If the condition that caused the OV event still exists, OVP will be triggered again.


Figure 26: Output of A8519 when Disconnected from Load During Normal Operation

Figure 27 illustrates a typical OVP condition caused by an open LED string. Once OVP is detected, the boost stops switching, and the open LED string is removed from operation. Afterwards, $\mathrm{V}_{\text {OUT }}$ is allowed to fall, the boost will resume switching, and the A8519 will resume normal operation.


Figure 27: Typical OVP Condition Caused by an Open LED String

The A8519 also has built-in secondary overvoltage protection to protect the internal switch in the event of an open-diode condition. Open Schottky diode detection is implemented by detecting overvoltage on the SW pin of the device. If voltage on the SW pin exceeds the device's safe operating voltage rating, the A8519 disables and remains latched. To clear this fault, the IC must be shut down by either using the PWM signal or by going below the UVLO threshold on the VIN pin.

Figure 28 illustrates open Schottky diode protection while the IC is in normal operation. As soon as the switch node voltage $\left(\mathrm{V}_{\mathrm{SW}}\right)$ exceeds 48 V , the IC will shut down. Due to small delays in the detection circuit, as well as there being no load present, the switch node voltage $\left(\mathrm{V}_{\mathrm{SW}}\right)$ will rise above the trip point voltage.


Figure 28: Open Schottky Diode Protection
When enabling the A8519 into an open-diode condition, the IC will first go through all of its initial LED detection and will then check the boost output voltage. At that point, the open diode is detected.

## Boost Switch Overcurrent Protection

The boost switch is protected with cycle-by-cycle current limiting set at a minimum of 3 A . Figure 29 illustrates the normal operation of the switch node $\left(\mathrm{V}_{\mathrm{SW}}\right)$, inductor current, and output voltage $\left(\mathrm{V}_{\text {OUT }}\right)$ for a $11 \times 4$ LED configuration.


Figure 29: Normal Operation of Switch Node ( $\mathrm{V}_{\mathrm{SW}}$ ), Inductor Current, and Output Voltage ( $\mathrm{V}_{\text {OUT }}$ )

Figure 30 shows the cycle-by-cycle current limit showing inductor current as a green trace. Note the inductor current is truncated and as a result the output voltage is reduced as compared to normal operation shown for the $11 \times 4$ LED configuration.


Figure 30: Cycle-by-Cycle Current Limit

There is also a secondary current limit ( $\mathrm{I}_{\text {SW(LIM2) }}$ ) that is sensed through the boost switch. This current limit, once detected, immediately shuts down the A8519. The level of this current limit is set above the cycle-by-cycle current limit to protect the switch from destructive currents when boost inductor is shorted. Figure 31 shows the secondary boost switch OCP. Once this limit is reached, the A8519 will immediately shut down.


Figure 31: Secondary Boost Switch OCP


Figure 32: Typical Circuit Showing Implementation of Input Disconnect Feature

## Input Overcurrent Protection and Disconnect Switch

The primary function of the input disconnect switch is to protect the system and the device from catastrophic input currents during a fault condition.

If the input current level goes above the preset current limit threshold, the part will be shut down in less than $3 \mu \mathrm{~s}$-this is a latched condition. The fault flag is also set low to indicate a fault. This protection feature prevents catastrophic failure in the system due to a short of the inductor, inductor short to GND, or short at the output GND. Figure 33 illustrates the typical input overcurrent fault condition. As soon as input OCP limit is reached, the part disables the gate of the disconnect switch Q1.


Figure 33: Startup into Output Shorted to GND fault. Input OCP tripped at $4 \mathrm{~A}\left(\mathrm{R}_{\mathrm{SC}}=0.024 \mathrm{~W}, \mathrm{R}_{\mathrm{adj}}=383 \Omega\right)$

During startup when Q1 first turns on, an inrush current flows through Q1 into the output capacitance. If Q1 turns on too fast (due to its low gate capacitance), the inrush current may trip input OCP limit. In this case, an external gate capacitance $\mathrm{C}_{\mathrm{G}}$ is added to slow down the turn-on transition. Typical value for $\mathrm{C}_{\mathrm{G}}$ is around 4.7 to 22 nF . Do not make $\mathrm{C}_{\mathrm{G}}$ too large, since it also slows down the turn-off transient during a real input OCP fault.

## Setting the Current Sense Resistor

As shown in Figure 32:

$$
\begin{gathered}
V_{I N}-V_{S E N S E}=V_{S C}+I_{a d j} \times R_{a d j} \\
I_{S C}=\left(\left(V_{I N}-V_{S E N S E}\right)-I_{a d j} \times R_{a d j}\right) / R_{S C}
\end{gathered}
$$

where $\mathrm{V}_{\mathrm{SC}}=$ the voltage drop across $\mathrm{R}_{\mathrm{SC}}$. The typical threshold for the current sense is $V_{\text {IN }}-V_{\text {SENSE }}=110 \mathrm{mV}$ when $\mathrm{R}_{\text {adj }}$ is $0 \Omega$. The A8519 can have this voltage trimmed using the $\mathrm{R}_{\mathrm{adj}}$ resistor. It is recommended to set trip point to be above 3.65 A to avoid conflicts with the cycle-by-cycle current limit typical threshold. A sample calculation is done below for 4.25 A of input current.

Calculated max value of sense resistor $\mathrm{R}_{\mathrm{SC}}=0.11 \mathrm{~V} / 4.25 \mathrm{~A}=$ $0.0259 \Omega$.

The $\mathrm{R}_{\mathrm{SC}}$ chosen is $0.024 \Omega$, a standard value. Therefore, the voltage drop across $\mathrm{R}_{\mathrm{SC}}$ is:

$$
\begin{gathered}
V_{S C}=4.25 \mathrm{~A} \times 0.024 \Omega=0.102 \mathrm{~V} \\
R_{a \operatorname{atj}}=\frac{V_{\text {VSENSE(rip) })}-V_{S C}}{I_{a d j}} \\
R_{a d j}=\frac{0.11 \mathrm{~V}-0.102 \mathrm{~V}}{21.5 \mu \mathrm{~A}}=372 \Omega
\end{gathered}
$$

## Input UVLO

When $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {SENSE }}$ rise above $\mathrm{V}_{\text {UVLOrise }}$ threshold, the A 8519 is enabled. The A 8519 is disabled when $\mathrm{V}_{\text {IN }}$ falls below $\mathrm{V}_{\text {UVLOfall }}$ threshold for more than $50 \mu \mathrm{~s}$. This small delay is used to avoid shutting down because of momentary glitches in the input power supply.
Figure 34 illustrates a shutdown due to a falling input voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$. When $\mathrm{V}_{\text {IN }}$ falls below 3.90 V , the IC will shut down.

Figure 34: Shutdown with Falling Input Voltage


## VDD

The VDD pin provides regulated bias supply for internal circuits. Connect a capacitor with a value of $1 \mu \mathrm{~F}$ or greater to this pin. The internal LDO can deliver no more than 2 mA of current with a typical VDD voltage of about 3.5 V , enabling this pin to serve as the pull-up voltage for the fault pin.

## Shutdown

If PWM pin is pulled low for more than $t_{\text {PWML }}$ ( 32,750 clock cycles), the device enters shutdown mode and clears all internal fault registers. As an example, at 2 MHz clock frequency, it will take approximately 16.3 ms to shut down the IC into the low power mode. When shut down, the IC will disable all current sources and wait until the PWM goes high to re-enable the IC.

Figure 35 depicts the shutdown using the PWM enable, showing the 16.3 ms delay between PWM signal and when the VDD and GATE of disconnect switch turn off.


Figure 35: Shutdown Using the PWM Enable

## Dithering Feature

To minimize the switching frequency harmonics, a dithering feature is implemented in A8519. This feature simplifies the input filters needed to meet the automotive CISPR 25 conducted and radiated emission limits. The dithering sweep is internally set at $\pm 5 \%$. The switching frequency will ramp from 0.95 times the programmed frequency to 1.05 times the programmed frequency. The rate or modulation at which the frequency sweeps is governed by an internal 12.5 kHz triangle pattern.


Figure 36: Minimum Dithering Switching Frequency $=2.02 \mathrm{MHz}$ at $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, and PWM Ratio $=100 \%$


Figure 37: Maximum Dithering Switching Frequency $=2.23 \mathrm{MHz}$ at $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, and PWM Ratio $=100 \%$


Figure 38: Output Voltage Ripple Frequency Due to Dithering = 12.4 kHz at $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, and PWM Ratio $=100 \%$


Figure 39: Output Voltage Ripple Amplitude Due to Dithering = 100 mV at $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, and PWM Ratio $=100 \%$

## A8519 and A8519-1

## Fault Protection During Operation

The A8519 series devices constantly monitor the state of the system to determine if any fault conditions occur during normal operation. The response to a triggered fault condition is summarized in the table below. There are several points at which the A8519 monitors for faults during operation. The locations are input current, switch current, output voltage, switch voltage, and LED pins. (Note: Some protection features might not be active during startup to prevent false triggering of fault conditions.)

The detectable fault conditions are:

- Open LED pin
- Shorted LED pin to GND
- Open or shorted inductor
- Open or shorted boost diode
- Shorted inductor
- $V_{\text {OUT }}$ short to GND
- SW pin shorted to GND
- ISET pin shorted to GND
- Input disconnect switch source shorted to GND

Note: Some faults will not be protected if the input disconnect switch is not used. An example of this is $\mathrm{V}_{\text {OUT }}$ short to GND.

Table 5: Fault Mode Table

| Fault Name | Type | Active | Fault Flag Set | Description | Boost | Disconnect Switch | $\begin{aligned} & \text { LED } \\ & \text { Sink } \\ & \text { Drivers } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Primary Switch Overcurrent Protection (cycle-by-cycle current limit) | Autorestart | Always | NO | This fault condition is triggered when the SW current exceeds the cycle-by-cycle current limit, $\mathrm{I}_{\mathrm{SW}(\mathrm{LIM})}$. The present SW on-time is truncated immediately to limit the current. Next switching cycle starts normally. | Off for a single cycle | ON | ON |
| Secondary Switch Current Limit | Latched | Always | YES | When current through boost switch exceeds secondary SW current limit (I ${ }_{\text {SW(LIM2 } 2)}$ ), the device immediately shuts down the disconnect switch, LED drivers, and boost. The Fault flag is set. To re-enable the part, the PWM pin needs to be pulled low for 32,750 clock cycles. | OFF | OFF | OFF |
| Input Disconnect Current Limit | Latched | Always | YES | The device is immediately shut off if the voltage across the input sense resistor is above the $\mathrm{V}_{\text {VSENSE(trip) }}$ threshold. To re-enable the device, the PWM pin must be pulled low for 32,750 clock cycles. | OFF | OFF | OFF |
| Secondary OVP | Latched | Always | YES | Secondary overvoltage protection is used for open-diode detection. When diode D1 opens, the SW pin voltage will increase until $\mathrm{V}_{\mathrm{OVP}(\mathrm{sec})}$ is reached. This fault latches the IC. The input disconnect switch is disabled as well as the LED drivers. To re-enable the part, the PWM pin needs to be pulled low for 32,750 clock cycles. | OFF | OFF | OFF |
| LEDx Pin Short Protection | Autorestart | Startup | NO | This fault prevents the part from starting up if any of the LED pins are shorted. The part stops soft-start from starting while any of the LED pins are determined to be shorted. Once the short is removed, soft-start is allowed to start. | OFF | ON | OFF |
| LEDx Pin Open | Autorestart | Normal operation | NO | When an LED pin is open, the device will determine which LED pin is open by increasing the output voltage until OVP is reached. Any LED string not in regulation will be turned OFF. The device will then go back to normal operation by reducing the output voltage to the appropriate voltage level. | ON | ON | OFF for open pins, ON for all others |
| ISET Short Protection | Autorestart | Always | NO | Fault occurs when the $\mathrm{I}_{\text {ISET }}$ current goes above $150 \%$ of max current. The boost will stop switching and the IC will disable the LED sinks until the fault is removed. When the fault is removed, the IC will try to regulate to the preset LED current. | OFF | ON | OFF |
| FSET Short Protection | Autorestart | Always | YES | Fault occurs when the FSET current goes above 150\% of max current. The boost will stop switching, Disconnect switch will turn off, and the IC will disable the LED sinks until the fault is removed. When the fault is removed, the IC will try to restart with soft-start. | OFF | OFF | OFF |
| Overvoltage Protection | Autorestart | Always | NO | Fault occurs when OVP pin exceeds $\mathrm{V}_{\mathrm{OVP}(\text { (th })}$ threshold. The IC will immediately stop switching to try to reduce the output voltage. If the output voltage decreases, then the IC will restart switching to regulate the output voltage. | STOP during OVP event | ON | ON |

$\qquad$

| Fault Name | Type | Active | Fault <br> Flag <br> Set | Description | Boost | Disconnect Switch | $\begin{aligned} & \text { LED } \\ & \text { Sink } \\ & \text { Drivers } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Undervoltage Protection | Autorestart | Always | YES | Device immediately shuts off boost and current sinks if the voltage at OVP pin is below $\mathrm{V}_{\mathrm{UVP}(\mathrm{th})}$. It will autorestart once the fault is removed. | OFF | ON | OFF |
| LED String Short Detection | Autorestart | Always | NO | Fault occurs when the LED pin voltage exceeds 5.2 V . Once the LED string short fault is detected, the LED string above the threshold will be removed from operation. | ON | ON | OFF for shorted pins, ON for all others |
| Overtemperature Protection | Autorestart | Always | YES | Fault occurs when the die temperature exceeds the overtemperature threshold, typically $170^{\circ} \mathrm{C}$. | OFF | OFF | OFF |
| $\mathrm{V}_{\text {IN }}$ UVLO | Autorestart | Always | NO | Fault occurs when $\mathrm{V}_{\text {IN }}$ drops below $\mathrm{V}_{\text {UVLOfall, }}$ typically below 3.9 V . This fault resets all latched faults. | OFF | OFF | OFF |

$\qquad$

## APPLICATION INFORMATION

## Design Example

This section provides a method for selecting component values when designing an application using the A8519.
Assumptions: For the purposes of this example, the following are given as the application requirements:

- $\mathrm{V}_{\mathrm{IN}}: 10$ to 14 V
- Quantity of LED channels, \#CHANNELS: 4
- Quantity of series LEDs per channel, \#SERIESLEDS: 10
- LED current per channel, $\mathrm{I}_{\text {LED }}: 60 \mathrm{~mA}$
- LED $\mathrm{V}_{\mathrm{f}}$ at $60 \mathrm{~mA}: 3.2 \mathrm{~V}$
- $\mathrm{f}_{\mathrm{SW}}: 2 \mathrm{MHz}$
- PWM dimming frequency $200 \mathrm{~Hz}, 1 \%$ duty cycle

Step 1: Connect LED strings to pins LED1, LED2, LED3, and LED4.
Step 2: Determine the LED current set resistor $\mathrm{R}_{\text {ISET }}$

$$
\begin{gathered}
R_{I S E T}=\frac{\left(V_{I S E T} \times A_{I S E T}\right)}{I_{L E D}} \\
R_{I S E T}=\frac{(1.017 \times 710)}{0.06 \mathrm{~A}}=12 \mathrm{k} \Omega \\
R_{I S E T}=11.8 \mathrm{k} \Omega
\end{gathered}
$$

An $11.8 \mathrm{k} \Omega$ resistor was chosen.
Step 3a: Determining the OVP resistor.
The OVP resistor is connected between the OVP pin and the output voltage of the converter. The first step is to determine the maximum voltage based on the LED requirements. The regulation voltage for an LED pin ( $\mathrm{V}_{\mathrm{LEDx}}$ ) of the A8519 is 850 mV . A 5 V headroom is added to give margin to the design due to noise and output voltage ripple.

$$
\begin{gathered}
V_{\text {OUT (ovp })}=\# S E R I E S L E D s \times V_{f}+V_{L E D}+5 \mathrm{~V} \\
V_{\text {OUT }(\mathrm{ovp})}=10 \times 3.2 \mathrm{~V}+0.850 \mathrm{~V}+5 \mathrm{~V} \\
V_{\text {OUT }(\mathrm{ovp})}=37.85 \mathrm{~V}
\end{gathered}
$$

The OVP resistor is:

$$
R_{O V P}=\frac{\left(V_{O U T((o v p)}-V_{O V P(t h)}\right)}{I_{O V P(t h)}}
$$

Where both $\mathrm{I}_{\mathrm{OVP}(\mathrm{th})}$ and $\mathrm{V}_{\mathrm{OVP}(\mathrm{th})}$ values are from the datasheet's Electrical Characteristics table.

$$
\begin{aligned}
R_{O V P} & =\frac{37.85-8.3}{0.2} \\
R_{O V P} & =147.75 \mathrm{k} \Omega
\end{aligned}
$$

Choose a value of resistor that is higher value than the calculated $\mathrm{R}_{\mathrm{OVP}}$. In this case, a value of $158 \mathrm{k} \Omega$ was selected. Below is the actual value of the minimum OVP trip level with the selected resistor.

$$
\begin{gathered}
V_{\text {OUT }(\mathrm{ovp})}=158 \mathrm{k} \Omega \times 0.2 \mathrm{~mA}+8.3 \mathrm{~V} \\
V_{\text {OUT }(\mathrm{ovp})}=39.9 \mathrm{~V}
\end{gathered}
$$

Step 3b: At this point, a quick check needs to be done to see if the conversion ratio is adequate for the selected frequency. Where $\mathrm{V}_{\mathrm{D}}$ is the boost diode forward voltage, minimum off-time $\left(\mathrm{t}_{\mathrm{SW}(\mathrm{off})}\right)$ is found in the datasheet:

$$
\begin{gathered}
D_{M A X(\text { boost) }}=1-t_{S W(\text { off) }} \times f_{S W(\text { (max) }} \\
D_{M A X(\text { bosst) }}=1-(85 n s \times 2.2 M H z)=0.813 \\
\text { Theoretical Max } V_{\text {OUT }}=\left[\frac{V_{I N(\text { min) }}}{1-D_{M A X(\text { boost) }}}\right]-V_{D}
\end{gathered}
$$

$V_{D}$ is the voltage drop of the boost diode.

$$
\text { Theoretical Max } V_{\text {out }}=\left[\frac{10 \mathrm{~V}}{1-0.813}\right]-0.4=53.1 \mathrm{~V}
$$

Theoretical Max $\mathrm{V}_{\text {OUt }}$ value needs to greater than the value $\mathrm{V}_{\text {OUT(ovp) }}$. If this is not the case, the switching frequency of the boost converter is going to have to be reduced to meet the maximum duty cycle requirements.
Step 4: Inductor selection.
The inductor needs to be chosen such that it can handle the necessary input current. In most applications, due to stringent EMI requirements, the system needs to operate in continues conduction mode throughout the whole input voltage range.

Step 4a: Determine the Duty Cycle.

$$
\begin{gathered}
D_{M A X}=1-\left[\frac{V_{I N(\min )}}{\left(V_{\text {OUT(ovp) }}+V_{D}\right)}\right] \\
D_{M A X}=1-\left[\frac{10}{(39.9+0.4)}\right]=0.75
\end{gathered}
$$

Step 4b: Determine the maximum and minimum input current to the system. The minimum input current will dictate the inductor value. The maximum current rating will dictate the current rating of the inductor.

$$
\begin{gathered}
I_{I V(\text { max })}=\frac{V_{\text {OUT(ove) }} \times I_{\text {OUT }}}{V_{I N(\text { min) })} \times \eta} \\
I_{\text {OUT }}=\# \text { Channels } \times I_{L E D} \\
I_{\text {OUT }}=4 \times 0.060 \mathrm{~A}=0.240 \mathrm{~A}
\end{gathered}
$$

A good approximation of efficiency $\eta$ can be taken from the efficiency curves located on page 10 . A value of $90 \%$ is a good starting approximation.

$$
\begin{gathered}
I_{I N(m a x)}=\frac{39.9 \mathrm{~V} \times 240 \mathrm{~mA}}{10 \mathrm{~V} \times 0.90}=1.06 \mathrm{~A} \\
I_{I N(\max )}=\frac{V_{O U T} \times I_{O U T}}{V_{I N(m a x)} \times \eta} \\
V_{\text {OUT }}=10 \times 3.2 \mathrm{~V}+0.85 \mathrm{~V}=32.85 \mathrm{~V} \\
I_{I N(\min )}=\frac{32.85 \mathrm{~V} \times 240 \mathrm{~mA}}{14 \mathrm{~V} \times 0.90}=0.625 \mathrm{~A}
\end{gathered}
$$

Step 4c: Determining the inductor value. To ensure that the inductor operates in continuous conduction mode, the value of the inductor needs to be set such that the $1 / 2$ inductor ripple current is not greater than the average minimum input current. A first pass calculation for $\mathrm{K}_{\text {ripple }}$ should be $30 \%$ of the maximum inductor current.

$$
\begin{gathered}
\Delta I_{L}=I_{I N(\text { max })} \times K_{\text {ripple }} \\
\Delta I_{L}=1.06 \mathrm{~A} \times 0.3=0.318 \mathrm{~A} \\
L=\frac{\left(V_{I N(\min )} \times D_{\text {MAX }}\right)}{\left(\Delta I_{L} \times f_{S W}\right)} \\
L=\frac{10 \mathrm{~V}}{0.318 \mathrm{~A} \times 2 \mathrm{MHz}} \times 0.75=11.79 \mu \mathrm{H}
\end{gathered}
$$

Double-check to make sure that $1 / 2$ current ripple is less than $\mathrm{I}_{\mathrm{IN}(\text { min })}$.

$$
\begin{gathered}
I_{I N(\min )}>1 / 2 \Delta I_{L} \\
0.625 \mathrm{~A}>0.159 \mathrm{~A}
\end{gathered}
$$

A good inductor value to use would be $10 \mu \mathrm{H}$.
Step 4d: This step is used to verify that there is sufficient slope compensation for the inductor chosen. $6 \mathrm{~A} / \mu \mathrm{s}$ slope compensation value is applied inside the IC at 2 MHz switching frequency. The slope compensation at any switching frequency can be determined by the following formula:

$$
\text { Slope Comp }=\frac{6 \mathrm{~A} / \mu \mathrm{s} \times f_{S W}}{2 \times 10^{6}}
$$

Next, insert the inductor value used in the design:

$$
\begin{gathered}
\Delta I_{L \text { (used) }}=\frac{V_{I N(\text { minin) }} \times D_{M A X}}{L(u s e d) \times f_{S W}} \\
\Delta I_{L \text { (used) }}=\frac{10 \mathrm{~V} \times 0.75}{10 \mu H \times 2 M H z}=0.375 \mathrm{~A} \\
\text { Required Min Slope }=\frac{\Delta I_{L \text { (used) }} \times \Delta S \times 10^{-6}}{\frac{1}{f_{S W}} \times\left(1-D_{M A X}\right)}
\end{gathered}
$$

where $\Delta \mathrm{S}$ is taken from the following formula:

$$
\begin{gathered}
\Delta S=1-\frac{0.18}{D_{M A X}} \\
\Delta S=0.76 \\
\text { Required Min Slope }=\frac{\frac{0.375 \times 0.76 \times 10^{-6}}{1} \times(1-0.75)}{\frac{1}{2 M H z} \times 2.28 \mathrm{~A} / \mu \mathrm{S}}
\end{gathered}
$$

If the required minimum slope is larger than the calculated slope compensation, the inductor value needs to be increased. Note that the slope compensation value is in $\mathrm{A} / \mu$ s the $1 \times 10^{-6}$ is constant multiplier.
Step 4e: Determining the inductor current rating.

$$
\begin{gathered}
I_{L(\text { min })}=I_{I N(\text { max })}+(1 / 2) \times \Delta I_{L} \\
I_{L \text { (mini) }}=1.06 \mathrm{~A}+\frac{0.375 \mathrm{~A}}{2}=1.25 \mathrm{~A}
\end{gathered}
$$

Step 5: To determine the resistor value for a switching frequency refer to the graph in Figure 8 . A $10 \mathrm{k} \Omega$ resistor will result in a 2 MHz switching frequency.
Step 6: Choosing the proper output Schottky diode. The diode needs to be chosen for three characteristics when it is used in LED lighting circuitry. The most obvious two are the current rating of the diode and the reverse voltage rating. The reverse voltage rating should be larger than the maximum output $\mathrm{V}_{\mathrm{OVP}}$. The peak current through the diode is:

$$
\begin{gathered}
I_{D(p k)}=I_{I N(m a x)}+\frac{\Delta I_{L(\text { ssed })}}{2} \\
I_{D(p k)}=1.06+\frac{0.375 \mathrm{~A}}{2}=1.25 \mathrm{~A}
\end{gathered}
$$

The other major factor in deciding the switching diode is the reverse current characteristic of the diode. This characteristic is especially important when PWM dimming is implemented. During PWM off-time, the boost converter is not switching. This results in a slow bleeding off of the output voltage due to leakage currents. $\mathrm{I}_{\mathrm{R}}$ or reverse current can be a large contributor especially at high temperatures. The reverse current of the selected diode varies between 1 and $100 \mu \mathrm{~A}$. For higher efficiency, use a small forward voltage drop diode. For lower high-frequency noise, choose a small junction capacitor diode.

Step 7: Choosing the output capacitors. The output capacitors need to be chosen such that they can provide filtering for both the boost converter and for the PWM dimming function. The biggest factor that contributes to the size of the output capacitor is PWM dimming frequency and the PWM duty cycle. Another major contributor is leakage current $\left(\mathrm{I}_{\mathrm{LK}}\right)$. This current is the combination of the OVP current sense as well as the reverse current of the boost diode. In this design, the PWM dimming frequency is

200 Hz ; the minimum duty cycle is $0.02 \%$. Typically, the voltage variation on the output during PWM dimming needs to be less than $250 \mathrm{mV}\left(\mathrm{V}_{\text {COUT }}\right)$ so there is no audible hum.

$$
C_{\text {out }}=I_{L K} \times \frac{(1-\text { minimum dimming duty cycles })}{P W M \text { dimming frequency } \times V_{\text {Cout }}}
$$

The selected diode leakage current at a $150^{\circ} \mathrm{C}$ junction temperature and 30 V output is $100 \mu \mathrm{~A}$, and the maximum leakage current through OVP pin is $1 \mu \mathrm{~A}$. The total leakage current can be calculated as follows:

$$
\begin{gathered}
I_{L K}=I_{L K G(\text { diode })}+I_{L K G(\text { ovp })} \\
=100 \mu A+1 \mu A \\
=101 \mu A \\
C_{\text {out }}=101 \mu A \times \frac{(1-0.02)}{200 \mathrm{~Hz} \times 0.250 \mathrm{~V}}=2 \mu \mathrm{~F}
\end{gathered}
$$

A capacitor larger than $2 \mu \mathrm{~F}$ should be selected. Due to degradation of capacitance at dc voltages, a $4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$ capacitor is a good choice.

| Vendor | Value | Part Number |
| :---: | :---: | :---: |
| Murata | $4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$ | GRM21BC18H475KE11K |

It is also necessary to note that if a high dimming ratio of $5000: 1$ must be maintained at lower input voltages, then larger output capacitors will be needed. $4 \times 4.7 \mu \mathrm{~F} / 50 \mathrm{~V} / \mathrm{X} 6 \mathrm{~S} / 0805$ capacitors are chosen; 0805 size is selected to minimize possible audible noise.
The RMS current through the capacitor is given by:

$$
\begin{gathered}
C_{\text {OUT(mms) }}=I_{\text {OUT }} \times \sqrt{\frac{D_{M A X}+\frac{\Delta I_{\text {LIsed })}}{I_{\text {IN(maxt })} \times 12}}{1-D_{M A X}}} \\
C_{\text {oUTT(ms) }}=0.240 \times \sqrt{\frac{0.75+\frac{0.375}{1.06 \times 12}}{1-0.75}}=0.424 \mathrm{~A}
\end{gathered}
$$

The output capacitor needs to have a current rating of at least 0.424 A . The capacitors selected in this design, $4 \times 4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$ / X6S / 0805, have a combined current rating of more than 3 A current rating.

Step 8: Selection of input capacitor. The input capacitor needs to be selected such that it provides good filtering of the input voltage waveform. A good rule of thumb is to set the input voltage ripple $\Delta \mathrm{V}_{\text {IN }}$ to be $1 \%$ of the minimum input voltage. The minimum input capacitor requirements are as follows:

$$
\begin{gathered}
C_{I N}=\frac{\Delta I_{L(\text { used })}}{8 \times f_{S W} \times \Delta V_{I N}} \\
C_{I N}=\frac{0.375 \mathrm{~A}}{8 \times 2 M H z \times 0.1 \mathrm{~V}}=0.234 \mu \mathrm{~F} \\
C_{I N(m \mathrm{~ms})}=\frac{I_{\text {OUT }} \times \frac{\Delta I_{L \text { Lused) }}}{I_{I N(\text { max })}}}{\left(1-D_{M A X}\right) \times \sqrt{12}}=0.1 \mathrm{~A} \\
C_{I N(\text { rms }}=\frac{0.240 \mathrm{~A} \times \frac{0.375 \mathrm{~A}}{1.06 \mathrm{~A}}}{(1-0.75) \times \sqrt{12}}=0.1 \mathrm{~A}
\end{gathered}
$$

A good ceramic input capacitor with ratings of $50 \mathrm{~V} / 2.2 \mu \mathrm{~F}$ or $50 \mathrm{~V} / 4.7 \mu \mathrm{~F}$ will suffice for this application.

| Vendor | Value | Part Number |
| :---: | :---: | :---: |
| Murata | $4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$ | GRM32ER71H475KA88L |
| Murata | $2.2 \mu \mathrm{~F} / 50 \mathrm{~V}$ | GRM31CR71H225KA88L |

If long wires are used for the input, it is necessary to use a much
larger input capacitor. A larger input capacitor is also required to have stable input voltage during line transients. Combinations of aluminum electrolytic and ceramic capacitors can be used.
Step 9: Choosing the input disconnect switch components.
Set the input disconnect current limit to 4.25 A .

$$
R_{S C}=\frac{0.11 \mathrm{~V}}{4.25 \mathrm{~A}}=0.0259 \Omega
$$

The $\mathrm{R}_{\mathrm{SC}}$ chosen is 0.024 ohms. Therefore, the voltage drop across $\mathrm{R}_{\mathrm{SC}}$ is:

$$
\begin{gathered}
V_{S C}=4.25 \mathrm{~A} \times 0.024 \Omega=0.102 \mathrm{~V} \\
R_{a d j}=\frac{V_{V S E N S E(t r i p)}-V_{S C}}{I_{a d j}} \\
R_{a d j}=\frac{0.11 \mathrm{~V}-0.102 \mathrm{~V}}{21.5 \mu \mathrm{~A}}=372 \Omega
\end{gathered}
$$

A value of $383 \Omega$ was chosen for this design. The disconnect switch Q1 works as on or off. Therefore, the $\mathrm{R}_{\text {adj }}$ value is not really critical.
For the input disconnect switch, an AO4421 6.2 A / 60 V P-channel MOSFET is selected.

To achieve proper operation at low dimming ratios, connect an RC filter to the VOUT pin. Use $\mathrm{R}=10 \mathrm{k} \Omega$ and $\mathrm{C}=47 \mathrm{pF}$.


Figure 40: Schematic Showing Calculated Values from the Design Example Above

## PACKAGE OUTLINE DRAWINGS



Figure 41: Package LP: 20-Pin, 0.65 mm Pin Pitch TSSOP with Exposed Thermal Pad
(Reference JEDEC MO-220VHHD-1)
Dimensions in millimeters - NOT TO SCALE
Exact case and lead configuration at supplier discretion within limits shown


Figure 42: Package ET: 28-Pin QFN with Exposed Thermal Pad

Revision History

| Number | Date | Description |
| :---: | :---: | :--- |
| - | September 10, 2014 | Initial Release |
| 1 | October 24, 2014 | Lowered minimum f fw (when using R FSET $^{\prime}$ ) to 200 kHz and SYNC down to 260 kHz. |
| 2 | March 18, 2015 | Revised OVP Thresholds and Oscillator Frequencies. |
| 3 | May 19, 2015 | Added A8519-1 variant. |
| 4 | June 10, 2015 | Fixed typo on page 2; revised FSET pin voltage typical spec. |
| 5 | November 4, 2015 | Amended "Enabling the IC" (page 12) and "Synchronization" (page 15) of Functional Description; <br> inserted Figures 18 and 19; updated Selection Guide table (page 2); corrected 2nd Typical Application <br> Drawing (page 9) |
| 6 | October 24, 2016 | Updated Input Overcurrent Protection and Disconnect Switch section (page 22) |
| 7 | December 21, 2018 | Increased minimum external SYNC frequency to 320 kHz |
| 9 | January 23, 2019 | Added timing diagrams to illustrate all possible cases to program the switching frequency (page 16); <br> Corrected Fault table for FAULT flag behavior during Overtemperature Protection (page 29) |
| 10 | March 14, 2019 | Added Case 5 to Synchronization section (page 17) |

Copyright 2019, Allegro MicroSystems, LLC
Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.
Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:
www.allegromicro.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:
Click to view products by Allegro manufacturer:
Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 FAN5701UMP20X FAN5702UMP30X MIC2871YMK-T5 MP1518DJ-LF-P MP3202DG-
LF-P MP3304BDD-LF-P MP3306EG-LF-P MP3398AGY MP4033GK AL1676-10BS7-13 AL1676-20AS7-13 MX877RTR
NCL30085BDR2G ICL8201 IS31BL3506B-TTLS2-TR PAM2841GR A8519KLPTR-T FAN5701UMP08X FAN5702UMP20X AL3157F-7
AL8807BQMP-13 LV52204MTTBG TLD1120EL MP2488DN-LF MP24893DQ-LF-P MP24894GJ-P MP24895GJ-P MP3308DL-LF-Z MP3393EF-LF MP3394SGF MP3802DQ-LF-P MP4008GS MP4031GS MP4032-1GS MP4034GS MP46885DN-LF SLG7NT4082V SLG7NT4082VTR PCA9955BTWQ900J TLD5095EL LED6001TR STP4CMPQTR BD1604MVV-E2 MC10SX1130DG MAX16832CASAT MAX16814CATP+ NCL30086BDR2G NCL30088BDR2G


[^0]:    ${ }^{[1]}$ For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).
    ${ }^{[2]}$ Ensured by design and characterization, not production tested.
    ${ }^{[3]}$ Minimum $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ is only required at startup. After startup is completed, IC can continue to operate down to $\mathrm{V}_{\mathrm{IN}}=3.9 \mathrm{~V}$
    ${ }^{[4]}$ LED current is trimmed to cancel variations in both Gain and ISET voltage

[^1]:    ${ }^{[1]}$ For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).
    ${ }^{\text {[2] }}$ Ensured by design and characterization, not production tested.
    ${ }^{[3]}$ Minimum $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ is only required at startup. After startup is completed, IC can continue to operate down to $\mathrm{V}_{\text {IN }}=3.9 \mathrm{~V}$
    ${ }^{[4]}$ LED current is trimmed to cancel variations in both Gain and ISET voltage

