ATS128LSE

# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Features and Benefits

- Chopper stabilization for stable switchpoints throughout operating temperature range
- User-programmable:
- Magnetic operate point through the VCC pin:

9 programming bits provide 4 -gauss resolution

- Output polarity
- Output fall time for reduced EMI in automotive applications
- On-board voltage regulator for 3 to 24 V operation
- On-chip protection against:
- Supply transients
- Output short-circuits
- Reverse battery condition
- True Zero-Speed Operation
- True Power-On State


## Package: 4-pin SIP (suffix SE)



## Description

The ATS128LSE programmable, true power-on state (TPOS), sensor IC is an optimized combination of Hall-effect IC and rare-earth pellet that switches in response to magnetic signals created by ferromagnetic targets in gear-tooth sensing and proximity sensing applications.

These devices offer a wide programming range for the magnetic operate point, $\mathrm{B}_{\mathrm{OP}}$. A fixed hysteresis then sets the magnetic release point, $\mathrm{B}_{\mathrm{RP}}$, based on the selected $\mathrm{B}_{\mathrm{OP}}$.

The devices are externally programmable. A wide range of programmability is available on the magnetic operate point, $\mathrm{B}_{\mathrm{OP}}$, while the hysteresis remains fixed. This advanced feature allows optimization of the sensor IC switchpoint and can drastically reduce the effects of mechanical placement tolerances found in production environments.

A proprietary dynamic offset cancellation technique, with an internal high-frequency clock, reduces the residual offset voltage, which is normally caused by device overmolding, temperature dependencies, and thermal stress. Having the Hall element and amplifier in a single chip minimizes many problems normally associated with low-level analog signals.

This device is ideal for use in gathering speed or position information using gear-tooth-based configurations, or for proximity sensing with ferromagnetic targets.

The ATS128 is provided in a 4-pin SIP. It is lead ( Pb ) free, with $100 \%$ matte tin leadframe plating.

Functional Block Diagram


# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

Selection Guide

## Part Number

ATS128LSETN-T
Packing*
*Contact Allegro ${ }^{\text {TM }}$ for additional packing options


Absolute Maximum Ratings

| Characteristic | Symbol | Notes | Rating | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Forward Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 28 | V |
| Reverse Supply Voltage | $\mathrm{V}_{\mathrm{RCC}}$ |  | -18 | V |
| Forward Output Voltage | $\mathrm{V}_{\mathrm{OUT}}$ |  | 28 | V |
| Reverse Output Voltage | $\mathrm{V}_{\text {ROUT }}$ |  | -0.7 | V |
| Output Current Sink | $\mathrm{I}_{\text {OUT(SINK) }}$ | Internal current limiting is intended to protect <br> the device from output short circuits, but is not <br> intended for continuous operation. | 20 | mA |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | L temperature range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}(\max )$ |  | 165 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 170 | ${ }^{\circ} \mathrm{C}$ |

## Pin-out Diagram



Terminal List Table

| Number | Name | Function |
| :---: | :---: | :--- |
| 1 | VCC | Input power supply |
| 2 | VOUT | Output signal |
| 3 | NC | No connect |
| 4 | GND | Ground |

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

OPERATING CHARACTERISTICS Valid with $T_{A}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, \mathrm{C}_{\text {BYPASS }}=0.1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted

| Characteristics | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Characteristics |  |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  |  | 3 | 12 | 24 | V |
| Supply Current | $\mathrm{I}_{\mathrm{Cc}}$ | No load on VOUT |  | - | - | 5.5 | mA |
| Supply Zener Clamp Voltage | $\mathrm{V}_{\text {ZSUPPLY }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{CC}}($ max $)+3 \mathrm{~mA}$ |  | 28 | - | - | V |
| Supply Zener Current | İSUPPLY | $\mathrm{V}_{\mathrm{CC}}=28 \mathrm{~V}$ |  | - | - | 8.5 | mA |
| Output Zener Clamp Voltage | $\mathrm{V}_{\text {ZOUTPUT }}$ | $\mathrm{I}_{\text {OUT }}=3 \mathrm{~mA}$ |  | 28 | - | - | V |
| Reverse Battery Current | $\mathrm{I}_{\mathrm{RCC}}$ | $\mathrm{V}_{\mathrm{CC}}=-18 \mathrm{~V}$ |  | -5 | - | - | mA |
| Chopping Frequency | $\mathrm{f}_{\mathrm{C}}$ |  |  | - | 400 | - | kHz |
| Power-On Characteristics |  |  |  |  |  |  |  |
| Power-On Time ${ }^{1}$ | $\mathrm{t}_{\text {PO }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{C}_{\text {LOAD }}($ PROBE $)=10 \mathrm{pF}$ |  | - | - | 30 | $\mu \mathrm{s}$ |
| Power-On State ${ }^{2}$ | POS | $\mathrm{POL}=0$ | $\mathrm{B}<\mathrm{B}_{\text {RP }}, \mathrm{t}>\mathrm{t}_{\text {on }}$ | - | High | - | - |
|  |  | $\mathrm{POL}=1$ | $B<B_{R P}, t>t_{\text {on }}$ | - | Low | - | - |
| Output Stage Characteristics |  |  |  |  |  |  |  |
| Output Saturation Voltage | $\mathrm{V}_{\text {OUT(sat) }}$ | Output $=$ On, $\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}$ |  | - | 175 | 400 | mV |
| Output Leakage Current | $\mathrm{I}_{\text {OFF }}$ | $\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}$; Output $=$ Off |  | - | - | 10 | $\mu \mathrm{A}$ |
| Output Current Limit | IOUT(lim) | Short-Circuit Protection, Output = On |  | 30 | - | 90 | mA |
| -utput Rise Tim |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{PU}}=820 \Omega, \mathrm{C}_{\mathrm{LOAD}}=10 \mathrm{pF}, \\ & \text { see figure } 1 \end{aligned}$ |  | - | - | 2 | $\mu \mathrm{s}$ |
| Output Rise Tine | $t_{r}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{PU}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{LOAD}}=4.7 \mathrm{nF}, \\ & \text { see figure } 1 \end{aligned}$ |  | - | 21 | - | $\mu \mathrm{s}$ |
| Output Fall Time ${ }^{4}$ | $\mathrm{t}_{\mathrm{f}}$ | FALL $=0$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=820 \Omega, \\ & \mathrm{C}_{\mathrm{LOAD}}=10 \mathrm{pF}, \text { see figure } 1 \end{aligned}$ | - | - | 2 | $\mu \mathrm{s}$ |
|  |  | FALL $=1$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=2 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{LOAD}}=4.7 \mathrm{nF}, \text { see figure } 1 \end{aligned}$ | 5 | - | 10 | $\mu \mathrm{s}$ |
|  |  | FALL $=3$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=2 \mathrm{k} \Omega,$ $C_{\text {LOAD }}=4.7 \mathrm{nF} \text {, see figure } 1$ | 8 | - | 13 | $\mu \mathrm{s}$ |
|  |  | FALL $=4$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=2 \mathrm{k} \Omega$, $\mathrm{C}_{\text {LOAD }}=4.7 \mathrm{nF}$, see figure 1 | 10 | - | 16 | $\mu \mathrm{s}$ |

Continued on the next page...


Figure 1. Rise Time and Fall Time Definitions

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

OPERATING CHARACTERISTICS (continued) Valid with $T_{A}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{BYPASS}}=0.1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted

| Characteristics | Symbol |  | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Stage Characteristics (continued) |  |  |  |  |  |  |  |
| Output Polarity ${ }^{2}$ | POL | $\mathrm{POL}=0$ | B > $\mathrm{B}_{\text {OP }}$, opposite tooth | - | Low | - | - |
|  |  |  | $B<B_{R P}$, opposite valley | - | High | - | - |
|  |  | $\mathrm{POL}=1$ | $B>B_{\text {OP }}$, opposite tooth | - | High | - | - |
|  |  |  | $\mathrm{B}<\mathrm{B}_{\mathrm{RP}}$, opposite valley | - | Low | - | - |
| Magnetic Characteristics valid $\mathrm{V}_{C C}=3$ to $24 \mathrm{~V}, \mathrm{~T}_{J} \leq \mathrm{T}_{J}(\mathrm{max})$, using Allegro 8 X reference target, unless otherwise noted |  |  |  |  |  |  |  |
| Air Gap Setpoint Drift Over Temperature ${ }^{5}$ | $A G_{\text {Drift }}$ | Device programmed with air gap of 2.5 mm |  | - | $\pm 0.2$ | - | mm |
| Programming Characteristics |  |  |  |  |  |  |  |
| Switchpoint Magnitude Selection Bits | $\mathrm{Bit}_{\text {BOPSEL }}$ |  |  | - | 8 | - | Bit |
| Switchpoint Polarity Bits | Bit $_{\text {BOPPOL }}$ |  |  | - | 1 | - | Bit |
| Output Polarity Bits | $\mathrm{Bit}_{\text {POL }}$ |  |  | - | 1 | - | Bit |
| Fall Time Bits | Bit $_{\text {FALL }}$ |  |  | - | 2 | - | Bit |
| Device Lock Bits | Bit LOCK |  |  | - | 1 | - | Bit |
| Programmable Air Gap Range ${ }^{6,7}$ | AG ${ }_{\text {Range }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Minimum code }(\mathrm{BOPPOL}=1, \\ & \mathrm{BOPSEL}=255) \end{aligned}$ |  | 2.5 | - | - | mm |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Maximum code }(\mathrm{BOPPOL}=0, \\ & \mathrm{BOPSEL}=255) \end{aligned}$ |  | - | - | 1.5 | mm |
| $A G_{\text {Range }}$ Programming Resolution | $\mathrm{Res}_{\text {AG }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, device programmed with air gap of 2.5 mm |  | - | 0.05 | - | mm |

${ }^{1}$ Determined by design and device characterization.
${ }^{2}$ Output state when device configured as shown in figure 4.
${ }^{3}$ Output Rise Time is governed by external circuit tied to VOUT. Measured from $10 \%$ to $90 \%$ of steady state output.
${ }^{4}$ Measured from $90 \%$ to $10 \%$ of steady state output.
${ }^{5}$ Switchpoint varies with temperature, proportionally to the programmed air gap. This parameter is based on characterization data and is not a tested parameter in production. The $A G_{\text {Drift }}$ value trends smaller as temperature increases.
${ }^{6}$ Switchpoint varies with temperature. A sufficient margin, obtained through customer testing, is recommended to ensure functionality across the operating temperature range. Programming at larger air gaps leaves less margin for switchpoint drift.
${ }^{7}$ At the minimum code setpoint (BOPSEL $=255, \mathrm{BOPPOL}=1$ ), the switchpoint can correspond to an air gap greater than 2.5 mm , and at maximum code setpoint (BOPSEL $=255, B O P P O L=0)$, the switchpoint can correspond to an air gap smaller than 1.5 mm .

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information

| Characteristic | Symbol | Test Conditions* | Value | Units |
| :---: | :---: | :--- | :---: | :---: |
| Package Thermal Resistance | $\mathrm{R}_{\text {汭 }}$ | 1-layer PCB with copper limited to solder pads | 101 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 77 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

*Additional information is available on the Allegro Web site.



# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Characteristic Performance



# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

Supply Current (On) versus Ambient Temperature


Supply Current (Off) versus Ambient Temperature


Saturation Voltage versus Ambient Temperature


# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Functional Description

When the Output Polarity bit is not set $(\mathrm{POL}=0)$, the ATS128 output switches on after the magnetic field at the Hall sensor IC exceeds the operate point threshold, $\mathrm{B}_{\mathrm{OP}}$. When the magnetic field is reduced to below the release point threshold, $\mathrm{B}_{\mathrm{RP}}$, the device output switches off. The difference between the magnetic operate and release points is called the hysteresis of the device, $\mathrm{B}_{\mathrm{HYS}}$.

In the alternative case, in which the Output Polarity bit is set $($ POL $=1)$, the ATS128 output switches off when the magnetic field at the Hall sensor IC exceeds the operate point threshold, $\mathrm{B}_{\mathrm{OP}}$. When the magnetic field is reduced to below the release point threshold, $\mathrm{B}_{\mathrm{RP}}$, the device output switches on.


Figure 2. Hysteresis Diagrams. These plots demonstrate the behavior of the ATS128 with the applied magnetic field impinging on the branded face of the device case (refer to Package Outline Drawings section). On the horizontal axis, the $\mathrm{B}+$ direction indicates increasing south or decreasing north magnetic flux density, and the B - direction indicates increasing north or decreasing south magnetic flux density.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

## Air Gap Operating Range

The Programmable Air Gap Range, $\mathrm{AG}_{\text {Range }}$, can be programmed around the zero crossing point, within the range limits: $\mathrm{AG}_{\text {Range }}(\mathrm{min})$ and $\mathrm{AG}_{\text {Range }}(\mathrm{max})$. The available programming range for $\mathrm{AG}_{\text {Range }}$ falls within the distributions of the initial, minimum code setpoint ( BOPSEL $=255$, BOPPOL $=1$ ), and the maximum code setpoint $($ BOPSEL $=255$, BOPPOL $=0)$. The switchpoint can correspond to an air gap smaller than 1.5 mm or larger than 2.5 mm , as shown in figure 3 .


Figure 3. On the horizontal axis, the operating air gap may exceed the recommended range for switching. The maximum and minimum values for the actual operating air gap range are described by distributions of the maximum and minimum code setpoints.

# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Application Information



Figure 4. Typical Application Circuit

## Chopper Stabilization Technique

When using Hall-effect technology, a limiting factor for switchpoint accuracy is the small signal voltage developed across the Hall element. This voltage is disproportionally small relative to the offset that can be produced at the output of the Hall sensor IC. This makes it difficult to process the signal while maintaining an accurate, reliable output over the specified operating temperature and voltage ranges. Chopper stabilization is a unique approach used to minimize Hall offset on the chip. Allegro employs a technique to remove key sources of the output drift induced by thermal and mechanical stresses. This offset reduction technique is based on a signal modulation-demodulation process. The undesired offset signal is separated from the magnetic fieldinduced signal in the frequency domain, through modulation. The subsequent demodulation acts as a modulation process for the offset, causing the magnetic field-induced signal to recover its original spectrum at base band, while the DC offset becomes a high-frequency signal. The magnetic-sourced signal then can
pass through a low-pass filter, while the modulated DC offset is suppressed. In addition to the removal of the thermal and stress related offset, this novel technique also reduces the amount of thermal noise in the Hall sensor IC while completely removing the modulated residue resulting from the chopper operation. The chopper stabilization technique uses a high frequency sampling clock. For demodulation process, a sample and hold technique is used. This high-frequency operation allows a greater sampling rate, which results in higher accuracy and faster signal-processing capability. This approach desensitizes the chip to the effects of thermal and mechanical stresses, and produces devices that have extremely stable quiescent Hall output voltages and precise recoverability after temperature cycling. This technique is made possible through the use of a BiCMOS process, which allows the use of low-offset, low-noise amplifiers in combination with highdensity logic integration and sample-and-hold circuits.


Figure 5. Concept of Chopper Stabilization Technique

# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

Reference Target Characteristics
REFERENCE TARGET 8X

| Characteristic | Symbol | Test Conditions | Typ. | Units | Symbol Key |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outside Diameter | D | Outside diameter of target | 120 | mm |  |  |
| Face Width | F | Breadth of tooth, with respect to branded face | 6 | mm |  |  |
| Circular Tooth Length | t | Length of tooth, with respect to branded face; measured at $D_{0}$ | 23.6 | mm |  |  |
| Circular Valley Length | $\mathrm{t}_{\mathrm{v}}$ | Length of valley, with respect to branded face; measured at $D_{0}$ | 23.6 | mm |  |  |
| Tooth Whole Depth | $\mathrm{h}_{\mathrm{t}}$ |  | 5 | mm |  |  |
| Material |  | CRS 1018 | - | - |  |  |

## Target/Gear Parameters for Correct Operation

For correct operation, TPOS or continuous, the target must generate a minimum difference between the applied flux density over a tooth and the applied flux density over a valley, at the maximum installation air gap.
The following recommendations should be followed in the design and specification of targets:

- Face Width, $F \geq 5 \mathrm{~mm}$
- Circular Tooth Length, $\mathrm{t} \geq 5 \mathrm{~mm}$
- Circular Valley Length, $\mathrm{t}_{\mathrm{v}}>13 \mathrm{~mm}$
- Whole Tooth Depth, $\mathrm{h}_{\mathrm{t}}>5 \mathrm{~mm}$



Reference Gear Magnetic Gradient Amplitude versus Air Gap

*B measured relative to the baseline magnetic field; field polarity referenced to the branded face.

# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Programming Guidelines

## Overview

Programming is accomplished by sending a series of input voltage pulses serially through the VCC (supply) pin of the device. A unique combination of different voltage level pulses controls the internal programming logic of the device to select a desired programmable parameter and change its value. There are three voltage levels that must be taken into account when programming. These levels are referred to as high $\left(\mathrm{V}_{\mathrm{PH}}\right)$, mid $\left(\mathrm{V}_{\mathrm{PM}}\right)$, and low ( $\mathrm{V}_{\mathrm{PL}}$ ).
The ATS128 features three programmable modes, Try mode, Blow mode, and Read mode:

- In Try mode, programmable parameter values are set and measured simultaneously. A parameter value is stored temporarily, and reset after cycling the supply voltage.
- In Blow mode, the value of a programmable parameter may be permanently set by blowing solid-state fuses internal to the device. Device locking is also accomplished in this mode.
- In Read mode, each bit may be verified as blown or not blown.

The programming sequence is designed to help prevent the device from being programmed accidentally; for example, as a result of noise on the supply line. Note that, for all programming modes, no parameter programming registers are accessible after the devicelevel LOCK bit is set. The only function that remains accessible is the overall Fuse Checking feature.
Although any programmable variable power supply can be used to generate the pulse waveforms, for design evaluations, Allegro
highly recommends using the Allegro Sensor IC Evaluation Kit, available on the Allegro website On-line Store. The manual for that kit is available for download free of charge, and provides additional information on programming these devices. (Note: This kit is not recommended for production purposes.)

## Definition of Terms

Register The section of the programming logic that controls the choice of programmable modes and parameters.

Bit Field The internal fuses unique to each register, represented as a binary number. Changing the bit field settings of a particular


Figure 6. Programming pulse definitions (see table 1)

Table 1. Programming Pulse Requirements, Protocol at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Characteristics | Symbol | Notes | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programming Voltage | $V_{\text {PL }}$ | Measured at the VCC pin | 4.5 | 5 | 5.5 | V |
|  | $V_{\text {PM }}$ |  | 12.5 | - | 14 | V |
|  | $\mathrm{V}_{\mathrm{PH}}$ |  | 21 | - | 27 | V |
| Programming Current | $\mathrm{I}_{\text {PP }}$ | $\mathrm{V}_{\mathrm{CC}}=5 \rightarrow 26 \mathrm{~V}, \mathrm{C}_{\text {BLOW }}=0.1 \mu \mathrm{~F}$ (min); minimum supply current required to ensure proper fuse blowing. | 175 | - | - | mA |
| Pulse Width | tow | Duration of $\mathrm{V}_{\mathrm{PL}}$ separating pulses at $\mathrm{V}_{\mathrm{PM}}$ or $\mathrm{V}_{\mathrm{PH}}$ | 20 | - | - | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\text {ACtive }}$ | Duration of pulses at $\mathrm{V}_{\mathrm{PM}}$ or $\mathrm{V}_{\mathrm{PH}}$ for key/code selection | 20 | - | - | $\mu \mathrm{s}$ |
|  | tBLOW | Duration of pulse at $\mathrm{V}_{\mathrm{PH}}$ for fuse blowing | 90 | 100 | - | $\mu \mathrm{s}$ |
| Pulse Rise Time | $t_{\text {Pr }}$ | $V_{P L}$ to $V_{P M}$ or $V_{P L}$ to $V_{P H}$ | 5 | - | 100 | $\mu \mathrm{s}$ |
| Pulse Fall Time | $t_{\text {pf }}$ | $\mathrm{V}_{\mathrm{PM}}$ to $\mathrm{V}_{\mathrm{PL}}$ or $\mathrm{V}_{P H}$ to $\mathrm{V}_{P L}$ | 5 | - | 100 | $\mu \mathrm{s}$ |
| Blow Pulse Slew Rate | $\mathrm{SR}_{\text {BLOW }}$ |  | 0.375 | - | - | V/us |

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

register causes its programmable parameter to change, based on the internal programming logic.

Key A series of voltage pulses used to select a register or mode.
Code The number used to identify the combination of fuses activated in a bit field, expressed as the decimal equivalent of the binary value. The LSB of a bit field is denoted as code 1 , or bit 0 .

Addressing Increasing the bit field code of a selected register by serially applying a pulse train through the VCC pin of the device. Each parameter can be measured during the addressing process, but the internal fuses must be blown before the programming code (and parameter value) becomes permanent.

Fuse Blowing Applying a high voltage pulse of sufficient duration to permanently set an addressed bit by blowing a fuse internal to the device. Once a bit (fuse) has been blown, it cannot be reset.

Blow Pulse A high voltage pulse of sufficient duration to blow the addressed fuse.

Cycling the Supply Powering-down, and then powering-up the supply voltage. Cycling the supply is used to clear the programming settings in Try mode.

## Programming Procedure

Programming involves selection of a register and mode, and then setting values for parameters in the register for evaluation or fuse blowing. Figure 10 provides an overview state diagram.

## Register Selection

Each programmable parameter can be accessed through a specific register. To select a register, from the Initial state, a sequence of voltage pulses consisting of one $V_{P H}$ pulse, one $V_{P M}$ pulse, and then a unique combination of $V_{P H}$ and $V_{P M}$ pulses, is applied serially to the VCC pin (with no $\mathrm{V}_{\mathrm{CC}}$ supply interruptions). This sequence of pulses is called the key, and uniquely identifies each register. An example register selection key is shown in figure 7.


Figure 7. Example of Try mode register selection pulses, for the $\mathrm{B}_{\mathrm{OP}}$ Negative Trim, Up-Counting register.

To simplify Try mode, the ATS128 provides a set of four virtual registers, one for each combination of: $\mathrm{B}_{\mathrm{OP}}$ selection (BOPSEL), $\mathrm{B}_{\mathrm{OP}}$ polarity (BOPPOL), and a facility for transiting $\mathrm{B}_{\mathrm{OP}}$ magnitude values in an increasing or decreasing sequence. These registers also allow wrapping back to the beginning of the register after transiting the register.

## Mode Selection

The same physical registers are used for all programming modes. To distinguish the Blow mode and Read mode, when selecting the registers an additional pulse sequence consisting of eleven $\mathrm{V}_{\mathrm{PM}}$ pulses followed by one $\mathrm{V}_{\mathrm{PH}}$ pulse is added to the key. The combined register and mode keys are shown in table 3.

## Try Mode

In Try mode, the bit field addressing is accomplished by applying a series of $\mathrm{V}_{\mathrm{PM}}$ pulses to the VCC pin of the device, as shown in figure 7. Each pulse increases the total bit field value of the selected parameter, increasing by one on the falling edge of each additional $V_{P M}$ pulse. When addressing a bit field in Try mode, the number of $\mathrm{V}_{\mathrm{PM}}$ pulses is represented by a decimal number called a code. Addressing activates the corresponding fuse locations in the given bit field by increasing the binary value of an internal DAC, up to the maximum possible code. As the value of the bit field code increases, the value of the programmable parameter changes. Measurements can be taken after each $\mathrm{V}_{\mathrm{PM}}$ pulse to determine if the desired result for the programmable parameter has been reached. Cycling the supply voltage resets all the locations in the bit field that have un-blown fuses to their initial states. This should also be done before selection of a different register in Try mode.

When addressing a parameter in Try mode, the bit field address (code) defaults to the value 1, on the falling edge of the final register selection key $\mathrm{V}_{\mathrm{PH}}$ pulse (see figure 8). A complete example is shown figure 12. Note that, in the four $\mathrm{B}_{\mathrm{OP}}$ selection virtual registers, after the maximum code is entered, the next $V_{P M}$ pulse wraps back to the beginning of the register, and selects code 0 .


Figure 8. Try mode bit field addressing pulses.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

The four $\mathrm{B}_{\mathrm{OP}}$ selecting virtual registers allow the programmer to adjust the $\mathrm{B}_{\mathrm{OP}}$ parameter for use with a wide magnetic field range. In addition, values can be traversed from low to high, or from high to low. Figure 12 shows the relationship between the $\mathrm{B}_{\mathrm{OP}}$ parameter and the different Try mode registers. Note: See the Output Polarity section for information about setting the POL bit before using Try mode.

The FALL and POL fields are in the same register (FALL is bits 1:0, and POL is bit 2). Therefore, in Try mode both can be programmed simultaneously by adding the codes for the two parameters, and send the sum as the code. For example, sending code 7 (111) sets FALL to 3 (x11) and sets POL (1xx).

## Blow Mode

After the required code is determined for a given parameter, its value can be set permanently by blowing individual fuses in the appropriate register bit field. Blowing is accomplished by selecting the register and mode selection key, followed by the appropriate bit field address, and ending the sequence with a Blow pulse. The Blow mode selection key is a sequence of eleven $V_{P M}$ pulses followed by one $V_{P H}$ pulse. The Blow pulse consists of a $\mathrm{V}_{\mathrm{PH}}$ pulse of sufficient duration, $\mathrm{t}_{\mathrm{BLOW}}$, to permanently set an addressed bit by blowing a fuse internal to the device. The device power must be cycled after each individual fuse is blown.

A $0.1 \mu \mathrm{~F}$ blowing capacitor, $\mathrm{C}_{\text {BLOW }}$, must be mounted between the VCC pin and the GND pin during programming, to ensure enough current is available to blow fuses. If programming in the application, $\mathrm{C}_{\text {BYPASS }}$ (see figure 4) can serve the same purpose.
Due to power requirements, the fuse for each bit in the bit field must be blown individually. The ATS128 built-in circuitry allows only one fuse at a time to be blown. During Blow mode, the bit field can be considered a one-hot shift register. Table 2 illustrates how to relate the number of $\mathrm{V}_{\mathrm{PM}}$ pulses to the binary and decimal value for Blow mode bit field addressing. It should be noted that the simple relationship between the number of $\mathrm{V}_{\mathrm{PM}}$ pulses and the required code is:

$$
2^{n}=\text { Code }
$$

where n is the number of $\mathrm{V}_{\mathrm{PM}}$ pulses, and the bit field has an initial state of decimal code 1 (binary 00000001). To correctly blow the required fuses, the code representing the required parameter value must be translated to a binary number. For example, as shown in figure 9 , decimal code 5 is equivalent to the binary number 101. Therefore bit 2 must be addressed and blown, the device power supply cycled, and then bit 0 must be addressed and blown. The order of blowing bits, however, is not important. Blowing bit 0 first, and then bit 2 is acceptable. A complete example is shown in figure 13.

Note: After blowing, the programming is not reversible, even after cycling the supply power. Although a register bit field fuse cannot be reset after it is blown, additional bits within the same register can be blown at any time until the device is locked. For example, if bit 1 (binary 10) has been blown, it is still possible to blow bit 0 . The end result would be binary 11 (decimal code 3 ).

## Locking the Device

After the required code for each parameter is programmed, the device can be locked to prevent further programming of any parameters. To do so, perform the following steps:

1. Ensure that the $\mathrm{C}_{\text {BLow }}$ capacitor is mounted.
2. Select the Output/Lock Bit register key.
3. Select Blow mode selection key.
4. Address bit 4 (10000) by sending four $V_{P M}$ pulses.
5. Send one Blow pulse, at $\mathrm{I}_{\mathrm{PP}}$ and $\mathrm{SR}_{\mathrm{BLOW}}$, and sustain it for $t_{\text {BLOW }}$.
6. Delay for a $t_{\text {LOW }}$ interval, then power-down.
7. Optionally check all fuses.

## Table 2. Blow Mode Bit Field Addressing

| Quantity of <br> $\mathrm{V}_{\text {PM }}$ Pulses | Binary <br> Register Bit Field | Decimal Equivalent <br> Code |
| :---: | :---: | :---: |
| 0 | 00000001 | 1 |
| 1 | 00000010 | 2 |
| 2 | 00000100 | 4 |
| 3 | 00001000 | 8 |
| 4 | 00010000 | 16 |
| 5 | 00100000 | 32 |
| 6 | 01000000 | 64 |
| 7 | 10000000 | 128 |



Figure 9. Example of code 5 broken into its binary components.

Table 3. Programming Logic Table

| Register Name [Selection Key] | Bit Field Address (Code) |  | Notes |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { Binary } \\ (\text { MSB } \rightarrow \text { LSB }) \end{gathered}$ | Decimal Equivalent |  |
| Try Mode Register Selections ${ }^{1}$ |  |  |  |
| $\mathrm{B}_{\mathrm{OP}}$ Positive, Trim Up-Counting$\left[2 \times \mathrm{V}_{\mathrm{PH}}\right]$ | 00000000 | 0 | Increase $\mathrm{B}_{\mathrm{OP}}$ (South field), wraps back to code 0 . |
|  | 11111111 | 255 | $\mathrm{B}_{\mathrm{OP}}$ selection is at maximum value. |
| $\mathrm{B}_{\mathrm{OP}}$ Negative, Trim Up-Counting$\left[\mathrm{V}_{\mathrm{PH}} \rightarrow \mathrm{~V}_{\mathrm{PM}} \rightarrow 2 \times \mathrm{V}_{\mathrm{PH}}\right]$ | 00000000 | 0 | Increase $\mathrm{B}_{\mathrm{OP}}$ (North field), wraps back to code 0 . |
|  | 11111111 | 255 | $\mathrm{B}_{\mathrm{OP}}$ selection is at maximum value. |
| $\mathrm{B}_{\mathrm{OP}}$ Positive, Trim Down-Counting$\left[2 \times \mathrm{V}_{\mathrm{PH}} \rightarrow 4 \times \mathrm{V}_{\mathrm{PM}} \rightarrow \mathrm{~V}_{\mathrm{PH}}\right]$ | 11111111 | 0 | Decrease $\mathrm{B}_{\mathrm{OP}}$ (South field), wraps back to code 0 . Code is automatically inverted (code 1 selects $\mathrm{B}_{\mathrm{OP}}$ selection maximum value minus 1.) |
|  | 00000000 | 255 | $\mathrm{B}_{\mathrm{OP}}$ selection is at minimum value. |
| $\mathrm{B}_{\mathrm{OP}}$ Negative, Trim Down-Counting$\begin{aligned} {\left[\mathrm{V}_{\mathrm{PH}}\right.} & \rightarrow \mathrm{V}_{\mathrm{PM}} \end{aligned} \rightarrow 2 \times \mathrm{V}_{\mathrm{PH}}$ | 11111111 | 0 | Decrease $\mathrm{B}_{\mathrm{OP}}$ (North field), wraps back to code 0 . Code is automatically inverted (code 1 selects $\mathrm{B}_{\mathrm{OP}}$ selection maximum value minus 1.) |
|  | 00000000 | 255 | $\mathrm{B}_{\text {OP }}$ selection is at minimum value. |
| Output / Fuse Checking$\left[\mathrm{V}_{\mathrm{PH}} \rightarrow 3 \times \mathrm{V}_{\mathrm{PM}} \rightarrow \mathrm{~V}_{\mathrm{PH}}\right]$ | x01 | 1 | Output Fall Time (FALL). Least significant bit. |
|  | $\times 11$ | 3 | Output Fall Time (FALL). Most significant bit. |
|  | 0xx | 0 | Output Polarity Bit (POL). Default, no fuse blowing required. $\mathrm{POL}=0, \mathrm{~V}_{\text {OUT }}=$ Low opposite target tooth. |
|  | 1xx | 4 | Output Polarity Bit (POL). <br> POL $=1, \mathrm{~V}_{\text {OUT }}=$ High opposite target tooth. Code references a single bit only. |
|  | 1000 | 8 | Fuse Threshold Low Register. Checks un-blown fuses. Code references a single bit only. |
|  | 1001 | 9 | Fuse Threshold High Register. Checks blown fuses. |
| Blow or Read Mode Register Selections ${ }^{2}$ |  |  |  |
| $\begin{gathered} \mathrm{B}_{\mathrm{OP}} \text { Selection } \\ (\mathrm{BOPSEL}) \\ {\left[2 \times \mathrm{V}_{\mathrm{PH}}\right.} \\ \rightarrow \\ \left.\rightarrow 11 \times \mathrm{V}_{\mathrm{PM}} \rightarrow \mathrm{~V}_{\mathrm{PH}}\right] \end{gathered}$ | 00000000 | 0 | $\mathrm{B}_{\mathrm{OP}}$ magnitude selection. Default, no fuse blowing required. Minimum value, corresponding to $A G_{\text {Range }}(\max )$. |
|  | 11111111 | 255 | $\mathrm{B}_{\mathrm{OP}}$ magnitude selection. Maximum value, corresponding to $A G_{\text {Range }}(\mathrm{min})$. |
| B $_{\mathrm{OP}}$ Polarity(BOPPOL)$\left[\mathrm{V}_{\mathrm{PH}} \rightarrow \mathrm{V}_{\mathrm{PM}} \rightarrow \mathrm{V}_{\mathrm{PH}}\right.$$\left.\rightarrow 11 \times \mathrm{V}_{\mathrm{PM}} \rightarrow \mathrm{V}_{\mathrm{PH}}\right]$ | 0 | 0 | South field polarity. Default, no fuse blowing required. |
|  | 1 | 1 | North field polarity. |
| Output / Lock Bit$\xrightarrow{\left[\mathrm{V}_{\mathrm{PH}} \rightarrow 3 \times \mathrm{V}_{\mathrm{PM}} \rightarrow \mathrm{~V}_{\mathrm{PH}}\right.}$ | 00 | 0 | Output Fall Time (FALL). Default, no fuse blowing required. |
|  | 11 | 3 | Output Fall Time (FALL) selection is at maximum value. |
|  | 000 | 0 | Output Polarity Bit (POL). Default, no fuse blowing required. POL $=0, \mathrm{~V}_{\text {OUT }}=$ Low opposite target tooth. |
|  | 100 | 4 | Output Polarity Bit (POL). Code refers to bit 2 only. $\mathrm{POL}=1, \mathrm{~V}_{\text {OUT }}=$ High opposite target tooth. |
|  | 10000 | 16 | Lock bit (LOCK). Locks access to all registers with exception of Fuse Threshold registers. Code refers to bit 5 only. |
|  | 0 to 1111111 | - | Read mode bit values. Sequentially selects each bit in selected Blow mode register for reading bit status as blown or not blown. Monitor VOUT after each pulse. |

[^0]

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

## Fuse Checking

Incorporated in the ATS128 is circuitry to simultaneously check the integrity of the fuse bits. The fuse checking feature is enabled by using the Fuse Checking registers, and while in Try mode, applying the codes shown in table 3 . The register is only valid in Try mode and is available before or after the programming LOCK bit is set.

Selecting the Fuse Threshold High register checks that all blown fuses are properly blown. Selecting the Fuse Threshold Low register checks all un-blown fuses are properly intact. The supply current, $\mathrm{I}_{\mathrm{CC}}$, increases by $250 \mu \mathrm{~A}$ if a marginal fuse is detected. If all fuses are correctly blown or fully intact, there will be no change in supply current.

## Output Polarity

When selecting the $\mathrm{B}_{\mathrm{OP}}$ registers in Try mode, the output polarity is determined by the value of the Output Polarity bit (POL). The default value is $\mathrm{POL}=0$ (fuse un-blown). For applications that require the output states defined by POL $=1$ (see Operating Characteristics table), it is recommended to first permanently blow the POL bit by selecting the Output / Lock bit register, and code 4. The output is then defined by $\mathrm{POL}=1$ when selecting the $\mathrm{B}_{\mathrm{OP}}$ Try mode registers. See table 3 for parameter details.

## Additional Guidelines

The additional guidelines in this section should be followed to ensure the proper behavior of these devices:

- The power supply used for programming must be capable of delivering at least $\mathrm{V}_{\mathrm{PH}}$ and $\mathrm{I}_{\mathrm{PP}}$.
- Be careful to observe the $t_{\text {LOW }}$ delay time before powering down the device after blowing each bit.
- Set the LOCK bit (only after all other parameters have been programmed and validated) to prevent any further programming of the device.


## Read Mode

The ATS128 features a Read mode that allows the status of each programmable fuse to be read back individually. The status, blown or not blown, of the addressed fuse is determined by monitoring the state of the VOUT pin. A complete example is shown in figure 11.
Read mode uses the same register selection keys as Blow mode (see table 3), allowing direct addressing of the individual fuses in the BOPPOL and BOPSEL registers (do not inadvertently send a Blow pulse while in Read mode). After sending the register and mode selection keys, that is, after the falling edge of the final $\mathrm{V}_{\mathrm{PH}}$ pulse in the key, the first bit (the LSB) is selected. Each addi-


Figure 11. Read mode example. Pulse sequence for accessing the $\mathrm{B}_{\mathrm{OP}}$ Selection register (BOPSEL) and reading back the status of each of the eight bit fields. In this example, the code (blown fuses) is $2+2^{2}+2^{5}+2^{7}=166$ (10100110). After each address pulse is sent, the voltage on the VOUT pin will be at GND for un-blown fuses and at $\mathrm{V}_{\mathrm{CC}}\left(\right.$ at $\mathrm{V}_{\mathrm{PL}}$ or $\mathrm{V}_{P M}$ ) for blown fuses.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

tional $\mathrm{V}_{\mathrm{PM}}$ pulse addresses the next bit in the selected register, up to the MSB. Read mode is available only before the LOCK bit has been set.

After the final $\mathrm{V}_{\mathrm{PH}}$ key pulse, and after each $\mathrm{V}_{\mathrm{PM}}$ address pulse, if $\mathrm{V}_{\text {OUT }}$ is high, the corresponding fuse can be considered blown
(the status of the Output Polarity bit, POL, does not affect Read mode output values, allowing POL to be tested also). If the output state is low, the fuse can be considered un-blown. During Read mode VOUT must be pulled high using a pull-up resistor (see $\mathrm{R}_{\text {LOAD }}$ in the Typical Application Circuit diagram).


Figure 12. Example of Try mode programming pulses applied to the VCC pin. In this example, Bop Positive Trim, DownCounting register is addressed to code 12 by the eleven $\mathrm{V}_{\mathrm{PM}}$ pulses (code 1 is selected automatically at the falling edge of the register-mode selection key).


Figure 13. Example of Blow mode programming pulses applied to the VCC pin. In this example, the $\mathrm{B}_{\mathrm{OP}}$ Magnitude Selection register (BOPSEL) is addressed to code 8 (bit 3 , or $3 \mathrm{~V}_{\mathrm{PM}}$ pulses) and its value is permanently blown.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

## $B_{\text {OP }}$ Selection

The ATS128 allows accurate trimming of the magnetic operate point, $\mathrm{B}_{\mathrm{OP}}$, within the application. This programmable feature reduces effects due to mechanical placement tolerances and improves performance when used in proximity or gear tooth sensing applications.
$\mathrm{B}_{\mathrm{OP}}$ can be set to any value within the range allowed by the BOPSEL registers. This includes switchpoints of south or north polarity, and switchpoints at or near the zero crossing point for B. However, switching is recommended only within the air gap limits specified in the Operating Characteristics table.

Trimming of $\mathrm{B}_{\mathrm{OP}}$ is typically done in two stages. In the first stage, $\mathrm{B}_{\mathrm{OP}}$ is adjusted temporarily using the Try mode programming features, to find the fuse value that corresponds to the optimum $\mathrm{B}_{\mathrm{OP}}$. After a value is determined, then it can be permanently set using the Blow mode features.

(A) $\mathrm{B}_{\mathrm{OP}}$ Positive, Trim Up-Counting Register

Try Mode, Bit Field Code

(C) B OP Negative, Trim Up-Counting Register

As an aid to programming the ATS128 has several options available in Try Mode for adjusting the $\mathrm{B}_{\mathrm{OP}}$ parameter. As shown in figure 14 , these allow trimming of $\mathrm{B}_{\mathrm{OP}}$ for operation in north or south polarity magnetic fields. In addition the $\mathrm{B}_{\mathrm{OP}}$ parameter can either trim-up, start at the $B_{\mathrm{OP}}$ minimum value and increase to the maximum value, or trim-down, starting at the $\mathrm{B}_{\mathrm{OP}}$ maximum value and decreasing to the minimum value.

The Trim Up-Counting and Trim Down-Counting features can simplify switchpoint calibration by allowing the user to find the codes for both the magnetic operation point, $\mathrm{B}_{\mathrm{OP}}$, and the magnetic release point, $\mathrm{B}_{\mathrm{RP}}$. As an example, consider using the ATS128 as a proximity sensor to detect rotational displacement of a ferromagnetic target (see figure 15). When the ferromagnetic target is centered opposite the device branded face, its location is considered homed ( 0 mm displacement). If the target rotates a certain distance, $\pm \theta$, in either direction, the sensor IC output should change state.

(B) $\mathrm{B}_{\mathrm{OP}}$ Positive, Trim Down-Counting Register

(D) $\mathrm{B}_{\mathrm{OP}}$ Negative, Trim Down-Counting Register

Figure 14. $\mathrm{B}_{\mathrm{OP}}$ profiles for each of the four $\mathrm{B}_{\mathrm{OP}}$ Selection virtual registers available in Try mode.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

Figure 15 shows a plot of the example, indicating magnetic field density versus displacement, at a fixed air gap. For the example, the magnetic field is assumed to be positive (south). At the Home position the device output will be in a state defined by $\mathrm{B}>\mathrm{B}_{\mathrm{OP}}$, low (assuming POL $=0$ ). In a position at a displacement greater than $\pm \theta$, the output will be in the state defined by $\mathrm{B}<\mathrm{B}_{\mathrm{RP}}$, high. To achieve the required result, $\mathrm{B}_{\mathrm{OP}}$ is programmed to a level such that the sensor IC changes state from low to high at $\pm \theta$.

First, the target is located at the corresponding switchpoint location, the $-\theta^{\circ}$ or $+\theta^{\circ}$ position. Next, the device Positive Trim, UpCounting register is selected and the output is monitored while the addressed code is increased. When the register is entered, the default magnitude (code 1 ) of $\mathrm{B}_{\mathrm{OP}}$ is lower than the magnetic flux
density, $\mathrm{B}_{\text {actual }}$, and output is low. (See A in figure 16.)
As the code is increased, $\mathrm{B}_{\mathrm{OP}}$ is increased. When $\mathrm{B}_{\mathrm{OP}}$ is increased to a level where $\mathrm{B}_{\mathrm{OP}}$ point is greater than $\mathrm{B}_{\text {actual }}$, the output changes state from low to high. The code value when the device switched from low to high corresponds to the $\mathrm{B}_{\mathrm{RP}}$ point (record this for later reference). (See B in figure 16.)

To find the code that corresponds to $\mathrm{B}_{\mathrm{OP}}$, the device Positive Trim, Down-Counting register is selected, and the output is monitored while the addressed code is increased. When the register is entered, the default magnitude (code 1) $\mathrm{B}_{\mathrm{OP}}$ is higher than the ambient field flux density, $\mathrm{B}_{\text {actual }}$, (because the codes are inverted for down-counting) and output is high. (See C in figure 17.)


Figure 15. Example of magnetic flux density versus target displacement. In an application, an increasing B value could indicate either an increasing intensity of a south field or a decreasing intensity of a north field.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

As the code is increased, $\mathrm{B}_{\mathrm{OP}}$ is decreased. When $\mathrm{B}_{\mathrm{OP}}$ is less than $\mathrm{B}_{\text {actual }}$ the output changes state from high to low. (See D in figure 17.) Record the $\mathrm{B}_{\mathrm{OP}}$ selection for later use. Because when using the Down-Counting register the $\mathrm{B}_{\mathrm{OP}}$ selection is automatically inverted, therefore the recorded value is equal to the maximum value minus the addressed code.


Figure 16. Positive Trim, Up-Counting to find $B_{R P}$.

The air gap mechanical position is also a factor in determining the magnetic switchpoints. As seen in figure 18, at smaller air gaps the change in flux density versus change in displacement is large, represented by a steeply sloped function, and there is relatively little difference between the target displacements at $\mathrm{B}_{\mathrm{OP}}$ and $\mathrm{B}_{\mathrm{RP}}$. At larger air gaps, however, the change function is shal-
$\mathrm{B}_{\mathrm{OP}}$ Positive, Trim Down-Counting Register


Figure 17. Positive Trim, Down-Counting to find $\mathrm{B}_{\mathrm{OP}}$.

## Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality

lower, and therefore the difference between $\mathrm{B}_{\mathrm{OP}}$ and $\mathrm{B}_{\mathrm{RP}}$ must be considered. If $\mathrm{B}_{\mathrm{RP}}$ is more appropriate as the actual device switchpoint, the code determined using the Up-Counting register in the example can be programmed and set. If $\mathrm{B}_{\mathrm{OP}}$ is more appropriate as the switchpoint, the code determined using the DownCounting register can be programmed and set.

It should be noted that in the proximity sensor example given above, the magnetic field was defined as positive (south) and
the $\mathrm{B}_{\mathrm{OP}}$ Positive, Trim Up- and Trim Down-Counting registers were used. If in the application the magnetic field is negative, the $\mathrm{B}_{\mathrm{OP}}$ Negative, Trim Up- and Trim Down-Counting registers should be used as shown in figures 14C and 14D. The procedure for programming these registers is the same as discussed in the proximity sensor example. Note the purpose of the example is to show how to use some of the ATS128 $\mathrm{B}_{\mathrm{OP}}$ programming options and is not based on any reference design.


Figure 18. Example switchpoints versus mechanical location.

# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Power Derating

The device must be operated below the maximum junction temperature of the device, $\mathrm{T}_{\mathrm{J}}(\max )$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating $\mathrm{T}_{\mathrm{J}}$. (Thermal data is also available on the Allegro MicroSystems website.)
The Package Thermal Resistance, $R_{\theta J A}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K , of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $\mathrm{R}_{\theta \mathrm{JC}}$, is relatively small component of $\mathrm{R}_{\theta \mathrm{JA}}$. Ambient air temperature, $T_{A}$, and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, $\mathrm{P}_{\mathrm{D}}$ ), can be estimated. The following formulas represent the fundamental relationships used to estimate $T_{J}$, at $P_{D}$.

$$
\begin{gather*}
\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{IN}}  \tag{1}\\
\Delta \mathrm{~T}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta \mathrm{JA}}  \tag{2}\\
\mathrm{~T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T} \tag{3}
\end{gather*}
$$

For example, given common conditions such as: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=4 \mathrm{~mA}$, and $\mathrm{R}_{\theta \mathrm{JA}}=140^{\circ} \mathrm{C} / \mathrm{W}$, then:

$$
\begin{gathered}
\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{IN}}=12 \mathrm{~V} \times 4 \mathrm{~mA}=48 \mathrm{~mW} \\
\Delta \mathrm{~T}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta J \mathrm{JA}}=48 \mathrm{~mW} \times 140^{\circ} \mathrm{C} / \mathrm{W}=7^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T}=25^{\circ} \mathrm{C}+7^{\circ} \mathrm{C}=32^{\circ} \mathrm{C}
\end{gathered}
$$

A worst-case estimate, $\mathrm{P}_{\mathrm{D}}(\max )$, represents the maximum allowable power level, without exceeding $T_{J}(\max )$, at a selected $R_{\theta J A}$ and $\mathrm{T}_{\mathrm{A}}$.

Example: Reliability for $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$, package SE , using a single-layer PCB.

Observe the worst-case ratings for the device, specifically:
$\mathrm{R}_{\theta \mathrm{JA}}=101^{\circ} \mathrm{C} / \mathrm{W}, \mathrm{T}_{\mathrm{J}}(\max )=165^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}(\max )=24 \mathrm{~V}$, and
$\mathrm{I}_{\mathrm{CC}}(\max )=5.5 \mathrm{~mA}$.
Calculate the maximum allowable power level, $\mathrm{P}_{\mathrm{D}}(\max )$. First, invert equation 3 :

$$
\Delta \mathrm{T}_{\max }=\mathrm{T}_{\mathrm{J}}(\max )-\mathrm{T}_{\mathrm{A}}=165^{\circ} \mathrm{C}-150^{\circ} \mathrm{C}=15^{\circ} \mathrm{C}
$$

This provides the allowable increase to $\mathrm{T}_{\mathrm{J}}$ resulting from internal power dissipation. Then, invert equation 2 :

$$
\mathrm{P}_{\mathrm{D}}(\max )=\Delta \mathrm{T}_{\max } \div \mathrm{R}_{\theta \mathrm{JA}}=15^{\circ} \mathrm{C} \div 101^{\circ} \mathrm{C} / \mathrm{W}=149 \mathrm{~mW}
$$

Finally, invert equation 1 with respect to voltage:

$$
\mathrm{V}_{\mathrm{CC}}(\mathrm{est})=\mathrm{P}_{\mathrm{D}}(\max ) \div \mathrm{I}_{\mathrm{CC}}(\max )=149 \mathrm{~mW} \div 5.5 \mathrm{~mA}=27 \mathrm{~V}
$$

The result indicates that, at $\mathrm{T}_{\mathrm{A}}$, the application and device can dissipate adequate amounts of heat at voltages $\leq \mathrm{V}_{\mathrm{CC}}$ (est) .

Compare $\mathrm{V}_{\mathrm{CC}}(\mathrm{est})$ to $\mathrm{V}_{\mathrm{CC}}(\max )$. If $\mathrm{V}_{\mathrm{CC}}(\mathrm{est}) \leq \mathrm{V}_{\mathrm{CC}}(\max )$, then reliable operation between $\mathrm{V}_{\mathrm{CC}}$ (est) and $\mathrm{V}_{\mathrm{CC}}(\max )$ requires enhanced $\mathrm{R}_{\theta \mathrm{JA}}$. If $\mathrm{V}_{\mathrm{CC}}($ est $) \geq \mathrm{V}_{\mathrm{CC}}(\max )$, then operation between $\mathrm{V}_{\mathrm{CC}}($ est $)$ and $\mathrm{V}_{\mathrm{CC}}(\max )$ is reliable under these conditions.

# Highly Programmable, Back-Biased, Hall-Effect Switch with TPOS Functionality 

## Package SE 4-Pin SIP



[^1]For the latest version of this document, visit our website:
www.allegromicro.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Industrial Hall Effect/Magnetic Sensors category:
Click to view products by Allegro manufacturer:
Other Similar products are found below :
GT-13013 GT-13040 GT-14114 DRR-129(62-68) ATS682LSHTN-T SR4P2-C7 GT-13012 GT-14049 GT-14067 GT-14132 GT-18030 103FW12-R3 A1155LLHLT-T SMSA2P30CG P2D-000 GN 55.2-SC-15-3 GN 55.2-SC-5-3 MZA70175 103FW41-R1 KJR-D100AN-DNA-VE KJR-D100AN-DNIA-V2 SR-10018 115L 14E 502 W06017 ATS128LSETN-T TLE4906LHALA1 TLE49452LHALA1 BU52013HFV-TR MRMS591A 103SR14A-1 MZT7-03VPS-KR0 MZT7-03VPS-KW0 MZT8-03VPS-KW0 MZT8-28VPS-KP0 A1326LLHLX-T A1326LLHLT-T A1156LLHLT-T ACS770LCB-100U-PFF-T ATS617LSGTN-T AH49ENTR-G1 SS360PT SS311PT GN 55.2-ND-15-3 GN 55.2-ND-18-3 GN 55.2-ND-4-3 GN 55.2-ND-8-3 GN 55.2-SC-10-3 GN 55.4-ND-10-7,5-2 GN 55.4-ND-12-9,5-2,5 GN 55.4-ND-26-20,3-5 GN 55.4-ND-7,5-4-1,5


[^0]:    ${ }^{1}$ Code 1 is automatically selected after the falling edge of the final $\mathrm{V}_{\mathrm{PH}}$ in the register key. Each subsequent $\mathrm{V}_{\mathrm{PM}}$ in the bit field addresses the next decimal code.
    ${ }^{2}$ Bit 0 , or code 1 , is automatically selected after the falling edge of the final $V_{P H}$ in the register key. Each subsequent $V_{P M}$ in the bit field addresses the next bit.

[^1]:    Copyright ©2010-2013, Allegro MicroSystems, LLC
    Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
    Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.
    The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

