

Revision History AS4C2M32D1A - 144 ball FBGA PACKAGE

Revision	Details	Date
Rev 1.0	Preliminary datasheet	Dec 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Confidential 1 of 63 Rev.1.0 Dec 2015

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Features

- Fast clock rate: 200 MHz
 Differential Clock CK & CK
- · Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 512K x 32-bit for each bank
- Programmable Mode and Extended Mode registers
 - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- · Auto Refresh and Self Refresh
- 4096 refresh cycles / 64ms
- Precharge & active power down
- Operating Temperature:
 - Commercial (0 ~ 70 °C)
 - Industrial (-40 ~ 85 °C)
- Power supplies: VDD & VDDQ = 2.5V ± 0.2V
- Interface: SSTL 2 I/O Interface
- 144-ball 12 x 12 x 1.4mm FBGA package
 - Pb and Halogen Free

Overview

The 64Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 64 Mbits. It is internally configured as a quad 512K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK).

Data outputs occur at both rising edges of CK and CK. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, 64Mb DDR features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth; result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Product part No	Org	Temperature	Max Clock (MHz)	Package
AS4C2M32D1A-5BCN	2Mx 32	Commercial 0°C to 70°C	200	144-ball FBGA
AS4C2M32D1A-5BIN	2Mx 32	Industrial -40°C to 85°C	200	144-ball FBGA



Figure 1. Ball Assignment (Top View)





Table 2. Ball Assignment by Name (FBGA 144Ball)

Table 2. Ball Assignment by Name (1 Bea 144Ball															
Symbol	Location	Symbol	Location	Symbol	Location	Symbol	Location	Symbol	Location	Symbol	Location	Symbol	Location	Symbol	Location
A0	M4	DQ6	C1	DQ24	D12	CK	L10	VDDQ	В6	VSS	E5	VSS	J7	VSSQ	G4
A1	M5	DQ7	D1	DQ25	C12	CK	L11	VDDQ	В7	VSS	E6	VSS	J8	VSSQ	G9
A2	L5	DQ8	J12	DQ26	C11	CKE	M11	VDDQ	В9	VSS	E7	VSS	K4	VSSQ	H4
A3	M6	DQ9	J11	DQ27	B12	CS	M1	VDDQ	B11	VSS	E8	VSS	K9	VSSQ	Н9
A4	M7	DQ10	H12	DQ28	A9	RAS	L1	VDDQ	D2	VSS	F5	VSSQ	A3	VSSQ	J4
A5	L8	DQ11	H11	DQ29	A8	CAS	K1	VDDQ	D11	VSS	F6	VSSQ	A10	VSSQ	J9
A6	M8	DQ12	F12	DQ30	В8	WE	K2	VDDQ	E3	VSS	F7	VSSQ	C3	NC	В3
A7	M9	DQ13	F11	DQ31	A7	VREF	M12	VDDQ	E10	VSS	F8	VSSQ	C4	NC	B10
A8/AP	M10	DQ14	E12	DQS0	A1	VDD	C6	VDDQ	F3	VSS	G5	VSSQ	C5	NC	G3
A9	L7	DQ15	E11	DQS1	G12	VDD	C7	VDDQ	F10	VSS	G6	VSSQ	C8	NC	G10
A10	K5	DQ16	E2	DQS2	G1	VDD	D3	VDDQ	H3	VSS	G7	VSSQ	C9	NC	K8
NC	L6	DQ17	E1	DQS3	A12	VDD	D10	VDDQ	H10	VSS	G8	VSSQ	C10	NC	K11
DQ0	A6	DQ18	F2	DM0	A2	VDD	K3	VDDQ	J3	VSS	H5	VSSQ	D5	NC	K12
DQ1	B5	DQ19	F1	DM1	G11	VDD	K6	VDDQ	J10	VSS	H6	VSSQ	D8	NC	L2
DQ2	A5	DQ20	H2	DM2	G2	VDD	K7	VSS	D4	VSS	H7	VSSQ	E4	NC	L3
DQ3	A4	DQ21	H1	DM3	A11	VDD	K10	VSS	D6	VSS	H8	VSSQ	E9	NC	L9
DQ4	B1	DQ22	J1	BA0	М3	VDDQ	B2	VSS	D7	VSS	J5	VSSQ	F4	NC	L12
DQ5	C2	DQ23	J2	BA1	L4	VDDQ	B4	VSS	D9	VSS	J6	VSSQ	F9	NC	M2



Figure 2. Block Diagram





Ball Descriptions

Table 3. Ball Details

Symbol	Туре	Description				
CK, CK	Input	Differential Clock: CK and \overline{CK} are differential clock inputs. All address and control input				
		signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$.				
		Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both directions of the crossing)				
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.				
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.				
A0-A10	Input	Address Inputs: A0-A10 are sampled during the Bank Activate command (row address A0-A10) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to select one location out of the 512K available in the respective bank. During a Precharge command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set or Extended Mode Register Set command.				
CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.				
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH" either the BankActivate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH" the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW" the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.				
CAS	Input	Column Address Strobe: The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW" the column access is started by asserting $\overline{\text{CAS}}$ "LOW". Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW".				
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.				
DQS0-DQS3	Input /	Bidirectional Data Strobe: The DQSx signals are mapped to the following data bytes:				
	Output	DQS0 to DQ0-DQ7, DQS1 to DQ8-DQ15, DQS2 to DQ16-DQ23, DQS3 to DQ24-DQ31.				
DM0 - DM3	Input	Data Input Mask: DM0-DM3 are byte specific. Input data is masked when DM is sample HIGH during a write cycle. DM3 masks DQ31-DQ24, DM2 masks DQ23-DQ16, DM1 mask DQ15-DQ8, and DM0 masks DQ7-DQ0.				
DQ0 - DQ31	Input / Output	Data I/O: The DQ0-DQ31 input and output data are synchronized with positive and negative edges of DQS0~DQS3. The I/Os are byte-maskable during Writes.				
V _{DD}	Supply	Power Supply: 2.5V ± 0.2V.				
Vss	Supply	Ground				
VDDQ	Supply	DQ Power: 2.5V ± 0.2V . Provide isolated power to DQs for improved noise immunity.				



AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.				
VREF	Supply	ference Voltage for Inputs: +0.5*VDDQ				
NC	-	No Connect: These pins should be left unconnected.				

Confidential 6 of 63 Rev.1.0 Dec 2015



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 4. Truth Table (Note (1), (2))

Command	State	CKEn-1	CKEn	DM	BA1	BA0	A10	A9-0	CS	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Χ	Х	٧	٧	Row	Address	L	L	Н	Н
BankPrecharge	Any	Н	Χ	Х	V	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	X	Χ	Х	Х	Н	Χ	Ш	L	Н	L
Write	Active ⁽³⁾	Н	X	V	V	V	L	0 -	Ш	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Χ	V	V	V	Н	Column Address	L	Н	L	L
Read	Active ⁽³⁾	Н	X	Χ	V	V	L	Address A0~A7	Ш	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	X	Χ	V	V	Н	710 711	Ш	Н	L	Н
Mode Register Set	Idle	Н	X	Χ	L	L	0	P code	L	L	L	L
Extended Mode Register Set	Idle	Н	X	Χ	L	Н	U	r code	Ш	L	L	L
No-Operation	Any	Н	X	Χ	Х	Х	Χ	Χ	L	Н	Н	Н
Device Deselect	Any	Н	X	Χ	Х	Х	Χ	Χ	Η	Χ	Χ	Χ
Burst Stop	Active ⁽⁴⁾	Н	X	Χ	Х	Х	Χ	Χ	L	Н	Н	L
AutoRefresh	ldle	Н	Η	Χ	Х	Х	Χ	Χ	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Χ	Х	Х	Χ	Χ	Ш	L	L	Н
SelfRefresh Exit	ldle	ı	Н	Х	Х	Х	Х	Х	Н	Χ	Χ	Χ
Com Con Con Late	(Self Refresh)	_	• • •	^		^		Λ	L	Н	Н	Н
Power Down Mode Entry	Idle/Active ⁽⁵⁾	Н	L	Х	Х	Х	Х	Х	Н	Х	Χ	Χ
Tower bown wode Entry	Idio/Active	''	_	^	^	^			L	Н	Н	Н
Power Down Mode Exit	Any	L	Н	х	Х	Х	Х	Х	Н	Χ	Χ	Χ
1 OWEL DOWN WIDGE EXIT	(Power Down)	L	11	^		^		^	L	Н	Н	Н
Data Mask Enable	Active	Н	Χ	Н	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ
Data Mask Disable	Active	Н	Х	L	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ

Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level

- 2. CKE_n signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
- 3. These are states of bank designated by BA signal.
- 4. Device state is 2, 4, and 8 burst operation.
- 5. Power Down Mode can not enter in the burst operation.


Confidential 7 of 63 Rev.1.0 Dec 2015



Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A10 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future





versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.

Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 6. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Confidential 8 of 63 Rev.1.0 Dec 2015

^{*} Note: RFU (Reserved for future use) must be set to "0" during MRS cycle.



Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 7. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Address ordering

			•			
Direct Longeth	Sta	rt Address	3	Convential	lataria ava	
Burst Length	A2	A1	A0	Sequential	Interleave	
0	Х	Х	0	0, 1	0, 1	
2	Х	Х	1	1, 0	1, 0	
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3	
4	Х	0	1	1, 2, 3, 0	1, 0, 3, 2	
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1	
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0	
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6	
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5	
0	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4	
8	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2	
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1	
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0	

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 9. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 10. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset

(BA0, BA1)




Table 11. MRS/EMRS

BA1	BA0	A10 ~ A0
0	0	MRS Cycle
0	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extended Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 ~ A10 and BA1 are written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 12. Extended Mode Register Bitmap



Confidential 10 of 63 Rev.1.0 Dec 2015



Table 13. Absolute Maximum Rating

Symbol	Item		Values	Unit
V _{I/O}	Voltage on I/O Pins Relative to Vss		- 0.5 ~ V _{DDQ} + 0.5	V
V _{DD} , V _{DDQ}	Voltage on VDD, VDDQ Supply Relative to Vss		- 1 ~ 3.6	V
VIN	Voltage on Inputs Relative to Vss		- 1 ~ 3.6	V
_	Ambient Temperature	Commercial	0 ~ 70	°C
TA		Industrial	- 40 ~ 85	°C
Тѕтс	Storage Temperature		- 55 ~ 150	°C
PD	Power Dissipation		1	W
los	Short Circuit Output Current		50	mA

Note: Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 14. Recommended D.C. Operating Conditions (VDD = 2.5V ± 0.2V, TA = -40~85 °C)

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Power Supply Voltage	2.3	2.7	V
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
VREF	Input Reference Voltage	0.49*VDDQ	0.51* VDDQ	V
VIH (DC)	Input High Voltage (DC)	V _{REF} + 0.15	V _{DDQ} + 0.3	V
V _{IL} (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V
V _{TT}	Termination Voltage	VREF - 0.04	VREF + 0.04	V
VIN (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	V _{DDQ} + 0.3	V
VID (DC)	Input Different Voltage, CK and \overline{CK} inputs	0.36	VDDQ + 0.6	٧
lı	Input leakage current	-2	2	μΑ
loz	Output leakage current	-5	5	μΑ
Іон	Output High Current (VoH = 1.95V)	-16.2	-	mA
lol	Output Low Current (VoL = 0.35V)	16.2	-	mA

Note: All voltages are referenced to Vss.

Table 15. Capacitance ($V_{DD} = 2.5V$, f = 1MHz, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Delta	Unit
CIN1	Input Capacitance (CK, \overline{CK})	1.5	2.5	0.25	pF
C _{IN2}	Input Capacitance (All other input-only pins)	1.5	2.5	0.5	pF
CI/O	DQ, DQS, DM Input/Output Capacitance	3.5	4.5	0.5	pF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Confidential 11 of 63 Rev.1.0 Dec 2015



Table 16. D.C. Characteristics (V_{DD} = 2.5V \pm 0.2V, T_A = -40~85 °C)

Dovemeter & Test Condition	Cumbal	-5	11	Note
Parameter & Test Condition	Symbol	Max.	Unit	Note
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCκ=tCκ(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	120	mA	
OPERATING CURRENT : One bank; Active-Read- Precharge; BL=4; tRC=tRC(min); tCκ=tCκ(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	140	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	15	mA	
IDLE STANDBY CURRENT: CKE = HIGH; \(\overline{\text{CS}} = \text{HIGH}(\text{DESELECT}); \text{ All banks idle; tck=tck(min);} \) Address and control inputs changing once per clock cycle; \(\text{VIN=VREF for DQ, DQS and DM } \)	IDD2N	40	mA	
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tck=tck(min)	IDD3P	40	mA	
ACTIVE STANDBY CURRENT: \overline{CS} =HIGH; CKE=HIGH; one bank active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	50	mA	
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	150	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	150	mA	
AUTO REFRESH CURRENT : trc=trfc(min); tck=tck(min)	IDD5	150	mA	
SELF REFRESH CURRENT: Self Refresh Mode ; CKE ≤ 0.2V; tcк=tck(min)	IDD6	3	mA	1
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	240	mA	

Confidential 12 of 63 Rev.1.0 Dec 2015



Table 17. Electrical Characteristics and Recommended A.C.Operating Condition (V_{DD} = 2.5V \pm 0.2V, T_A = -40~85 °C)

Cumch a l	Downwood and	Ī	-5	-5		Note	
Symbol	Parameter		Min.	Max.	Max. Unit	Note	
	CI	_ = 2	7.5	12	ns		
tcĸ	Clock cycle time	_ = 2.5	6	12	ns		
	CI	_ = 3	5	7.5	ns		
tсн	Clock high level width		0.45	0.55	tск		
tcl	Clock low level width		0.45	0.55	tск		
t HP	Clock half period		tclmin or tchmin	-	ns	2	
tHZ	Data-out-high impedance time from CK,	CK	-	0.7	ns	3	
tız	Data-out-low impedance time from CK, (CK	-0.7	0.7	ns	3	
t _{DQSCK}	DQS-out access time from CK, CK		-0.6	0.6	ns		
tac	Output access time from CK, CK		-0.7	0.7	ns		
togsq	DQS-DQ Skew		-	0.4	ns		
trpre	Read preamble		0.9	1.1	tск		
trpst	Read postamble		0.4	0.6	tск		
togss	CK to valid DQS-in		0.72	1.25	tск		
twpres	DQS-in setup time		0	-	ns	4	
twpre	DQS Write preamble		0.25	-	tск		
twpst	DQS write postamble		0.4	0.6	tск	5	
t DQSH	DQS in high level pulse width		0.35	-	tск		
togsl	DQS in low level pulse width		0.35	-	tск		
tıs	Address and Control input setup time		0.7	-	ns	6	
tıн	Address and Control input hold time		0.7	-	ns	6	
tos	DQ & DM setup time to DQS		0.4	-	ns		
tон	DQ & DM hold time to DQS		0.4	-	ns		
tqн	DQ/DQS output hold time from DQS		thp - t _{QHS}	-	ns		
trc	Row cycle time		55	-	ns		
trfc	Refresh row cycle time		70	-	ns		
tras	Row active time		40	70K	ns		
trcd	Active to Read or Write delay		15	-	ns		
t _{RP}	Row precharge time		15	-	ns		
trrd	Row active to Row active delay		10	-	ns		
twr	Write recovery time		15	-	ns		
twrr	Internal Write to Read Command Delay		10	-	ns		
tmrd	Mode register set cycle time		10	-	ns		
trefi	Average Periodic Refresh interval		-	15.6	μS	7	
txsrd	Self refresh exit to read command delay		200	-	tск		
txsnr	Self refresh exit to non-read command de	elay	75	-	ns		
tdal	Auto Precharge write recovery + precharge	ge time	twr+trp	-	ns		
tDIPW	DQ and DM input puls width		1.75	-	ns		
tıpw	Control and Address input pulse width		2.2	-	ns		
t _{QHS}	Data Hold Skew Factor		-	0.5	ns		
toss	DQS falling edge to CK setup time		0.2	-			
tоsн	DQS falling edge hold time from CK		0.2	-			

Confidential 13 of 63 Rev.1.0 Dec 2015

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

Table 18. Recommended A.C. Operating Conditions (VDD = 2.5V ± 0.2V, TA = -40~85 °C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	V _{REF} + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	VREF - 0.31	V
VID (AC)	Input Different Voltage, CK and CK inputs	0.7	V _{DDQ} + 0.6	V
Vıx (AC)	Input Crossing Point Voltage, CK and \overline{CK} inputs	0.5*V _{DDQ} -0.2	0.5*V _{DDQ} +0.2	V

Note:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tch) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) thz and thz transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ), or begins driving (LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tdoss.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & \overline{CK} slew rate \geq 1.0V/ns.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 11
- 9) A.C. Test Conditions

Table 19. SSTL 2 Interface


Reference Level of Output Signals (VREF)	0.5 * VDDQ
Output Load	Reference to the Test Load
Input Signal Levels	V _{REF} +0.31 V / V _{REF} -0.31 V
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	0.5 * VDDQ

Confidential 14 of 63 Rev.1.0 Dec 2015

AS4C2M32D1A-5BCN AS4C2M32D1A-5BIN

10) Figure 2 represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers use IBIS or other simulation tools to correlate the timing reference load to a system environment is suggested.

Figure 3. SSTL_2 A.C. Test Load



11) Power up Sequence

Power up must be performed in the following sequence.


- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

Confidential 15 of 63 Rev.1.0 Dec 2015



Timing Waveforms

Figure 4. Activating a Specific Row in a Specific Bank



RA=Row Address
BA=Bank Address



Confidential 16 of 63 Rev.1.0 Dec 2015



Figure 5. tRCD and tRRD Definition





Figure 6. READ Command




CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge



Confidential 17 of 63 Rev.1.0 Dec 2015



Figure 7. Read Burst Required CAS Latencies (CL=2)



DO n=Data Out from column n


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order

following DO n







DO n=Data Out from column n

Burst Length=4


3 subsequent elements of Data Out appear in the programmed order following DO n



Confidential 18 of 63 Rev.1.0 Dec 2015



Read Burst Required CAS Latencies (CL=3)



DO n=Data Out from column n


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n



Confidential 19 of 63 Rev.1.0 Dec 2015

Figure 8. Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)


3 subsequent elements of Data Out appear in the programmed order following DO n

3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





Consecutive Read Bursts Required CAS Latencies (CL=3)




DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o
Read commands shown must be to the same device





Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4

 ${\bf 3}$ subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)



Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4


3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)



Confidential 23 of 63 Rev.1.0 Dec 2015



Non-Consecutive Read Bursts Required CAS Latencies (CL=3)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO σ



Figure 10. Random Read Accesses Required CAS Latencies (CL=2)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Random Read Accesses Required CAS Latencies (CL=2.5)



DO n, etc. =Data Out from column n, etc.


n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Confidential 25 of 63 Rev.1.0 Dec 2015



Random Read Accesses Required CAS Latencies (CL=3)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Confidential 26 of 63 Rev.1.0 Dec 2015

Figure 11. Terminating a Read Burst Required CAS Latencies (CL=2)




DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n



Terminating a Read Burst Required CAS Latencies (CL=2.5)



DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements


3 subsequent elements of Data Out appear in the programmed order following DO n



Confidential 27 of 63 Rev.1.0 Dec 2015



Terminating a Read Burst Required CAS Latencies (CL=3)




DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n



Figure 12. Read to Write Required CAS Latencies (CL=2)



DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)


1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order



Confidential 29 of 63 Rev.1.0 Dec 2015



Read to Write Required CAS Latencies (CL=2.5)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





Read to Write Required CAS Latencies (CL=3)




DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order



Figure 13. Read to Precharge Required CAS Latencies (CL=2)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Read to Precharge Required CAS Latencies (CL=2.5)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8

3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Read to Precharge Required CAS Latencies (CL=3)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Figure 14. Write Command




CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge





Figure 15. Write Max DQSS



DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI n


A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)





Figure 16. Write Min DQSS



3 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown


A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)



Confidential 37 of 63 Rev.1.0 Dec 2015



Figure 17. Write Burst Nom, Min, and Max tDQSS



3 subsequent elements of Data are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown


A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DM=DM0 ~ DM3



Confidential 38 of 63 Rev.1.0 Dec 2015

Figure 18. Write to Write Max tDQSS



3 subsequent elements of Data In are applied in the programmed order following DI n

 $\boldsymbol{3}$ subsequent elements of Data $\,$ In are applied in the programmed order following DI \boldsymbol{o}


Non-interrupted bursts of 4 are shown

 $DM = DM0 \sim DM3$





Figure 19. Write to Write Max tDQSS, Non Consecutive



3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown


 $DM = DM0 \sim DM3$



Confidential 40 of 63 Rev.1.0 Dec 2015



Figure 20. Random Write Cycles Max tDQSS



n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown

If burst of 4 or 8, the burst would be truncated


Each WRITE command may be to any bank and may be to the same or different devices $DM\!=DM0\sim DM3$



Confidential 41 of 63 Rev.1.0 Dec 2015



Figure 21. Write to Read Max tDQSS Non Interrupting



 $\boldsymbol{1}$ subsequent elements of Data $\,$ In are applied in the programmed order following DI \boldsymbol{n}

A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank $DM = DM0 \sim DM3$

Don't Care



Figure 22. Write to Read Max tDQSS Interrupting



1 subsequent elements of Data In are applied in the programmed order following DI n An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank $DM = DM0 \sim DM3$



T0 T1 T2 T8 Т9 T10 **T3 T4 T5 T6 T7** T11 \overline{CK} CK READ **COMMAND** tWTR **ADDRESS** CL=3 tDQSS (max) DQS DQ **DM**

Figure 23. Write to Read Max tDQSS, ODD Number of Data, Interrupting

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


The READ and WRITE commands are to the same devices but not necessarily to the same bank $DM = DM0 \sim DM3$



Confidential 44 of 63 Rev.1.0 Dec 2015



Figure 24. Write to Precharge Max tDQSS, NON-Interrupting




1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) DM= DM0 \sim DM3



Confidential 45 of 63 Rev.1.0 Dec 2015

Figure 25. Write to Precharge Max tDQSS, Interrupting



An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point $DM = DM0 \sim DM3$





Figure 26. Write to Precharge Max tDQSS ODD Number of Data Interrupting



An interrupted burst of 4 or 8 is shown, 1 data element is written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

*1 = can be don't care for programmed burst length of 4


*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= DM0 \sim DM3



Confidential 47 of 63 Rev.1.0 Dec 2015



Figure 27. Precharge Command



Don't Care

Confidential 48 of 63 Rev.1.0 Dec 2015



Figure 28. Power-Down








Figure 29. Clock Frequency Change in Precharge



Confidential 49 of 63 Rev.1.0 Dec 2015



Figure 30. Data input (Write) Timing




Burst Length = 4 in the case shown

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

Don't Care

Figure 31. Data Output (Read) Timing




Burst Length = 4 in the case shown

Confidential 50 of 63 Rev.1.0 Dec 2015



Figure 32. Initialize and Mode Register Sets




^{*=}VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.

**= tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.



Confidential 51 of 63 Rev.1.0 Dec 2015

Figure 33. Power Down Mode




No column accesses are allowed to be in progress at the time Power-Down is entered *=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.



Confidential 52 of 63 Rev.1.0 Dec 2015


Figure 34. Auto Refresh Mode



*= "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC
DM, DQ and DQS signals are all "Don't Care" /High-Z for operations shown



Figure 35. Self Refresh Mode



^{* =} Device must be in the " All banks idle" state prior to entering Self Refresh mode


^{**} = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.



Confidential 54 of 63 Rev.1.0 Dec 2015



Figure 36. Read without Auto Precharge



OO n = Data Out from column n

3 Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

 $\mbox{\tt *="}$ Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH


NOP commands are shown for ease of illustration; other commands may be valid at these times

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 37. Read with Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO \boldsymbol{n}

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. Support Fast Autoprecharge , tRAP = tRCD, But it still needs tRC to next ACT.





Figure 38. Bank Read Access



Burst Length = 4 in the case shown

■ subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

* = " Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)





Figure 39. Write without Auto Precharge



Burst Length = 4 in the case shown

3 subsequent elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

 $\stackrel{\textstyle \star=}{}$ Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm 25% window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 40. Write with Auto Precharge



Burst Length = 4 in the case shown

 $\boldsymbol{3}$ subsequent elements of Data Out are provided in the programmed order following DI \boldsymbol{n}

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm 25% window of the corresponding positive clock edge





Figure 41. Bank Write Access



Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm 25% window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 42. Write DM Operation



Burst Length = 4 in the case shown

 ${\bf 3}$ subsequent elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 43. 144 ball LFBGA Package Outline Drawing Information Units: mm



Symbol	Dimension in inch			Dimension in mm		
Symbol	Min	Nom	Max	Min	Nom	Max
Α			0.055		1	1.40
A1	0.012	0.014	0.016	0.30	0.35	0.40
A2	0.036	0.038	0.040	0.91	0.96	1.01
D	0.469	0.472	0.476	11.90	12.00	12.10
E	0.469	0.472	0.476	11.90	12.00	12.10
D1		0.346			8.80	
E1		0.346			8.80	
е		0.031			0.80	
b	0.016	0.018	0.020	0.40	0.45	0.50

Confidential 62 of 63 Rev.1.0 Dec 2015



PART NUMBERING SYSTEM

AS4C	2M32D1A	5	В	C/I	N
DRAM	2M32=2Mx32 D1=DDR A = Die Revision	5=200MHz	B = FBGA	C=Commercial (0° C \sim 70° C) I =Industrial (-40° C \sim 85° C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose. merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential 63 of 63 Rev.1.0 Dec 2015

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below:

CT51264BF160B M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60

AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 IS43LR16800G-6BLI MT48LC8M16A2F4-6A

IT:L DEMT46H128M16LFCK6ITA W972GG6KB-25 TR W97AH2KBVX2I IS43LD16640C-25BLI AS4C64M16D1A-6TCN

AS4C256M8D2-25BIN AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR AS4C128M16MD2-25BCN AS4C8M16D1-5BCN

AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL

W971GG6SB-18 AS4C64M16D3B-12BINTR MT44K16M36RB-125E:A TR MT44K16M36RB-107E:A TR AS4C128M8D2A-25BIN

AS4C128M8D2A-25BCN NT5AD256M16D4-HR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN AS4C128M16D3LC-12BCN

AS4C64M32MD1A-5BIN MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN AS4C16M16SB-6TIN

AS4C16M16SB-7TCN K4B2G1646F-BCNB AS4C2M32SA-6TINTR AS4C16M16SB-6BIN MT48LC64M8A2P-75:C TR MT40A2G8JC-062E IT:E MT40A1G16KH-062E AIT:E IS43LR16800G-6BLI-TR