

## **Revision History**

1G (64M x 16 and 32M x 32) Low Power DDR2 SDRAM **134ball FBGA Package AS4C64M16MD2A-25BIN/AS4C32M32MD2A-25BIN** 

Revision	Details	Date
Rev 1.0	Preliminary datasheet	Jan 2018

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



## **DDR Sync DRAM Features**

## • Functionality

- VDD2 = 1.14–1.30V
- VDDCA/VDDQ = 1.14–1.30V
- VDD1 = 1.70-1.95V
- Interface : HSUL\_12
- Data width : x16 / x32
- Clock frequency range : 400 MHz
- Four-bit pre-fetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data(DQS/DQS#).
- DM masks write date at the both rising and falling edge of the data strobe
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Auto refresh and self refresh supported
- All bank auto refresh and per bank auto refresh supported
- Clock stop capability

**Table 1. Ordering Information** 

## • Configuration


- 64 Meg X 16 (8 Meg X 16 X 8 Banks).
- 32 Meg X 32 (4 Meg X 32 X 8 Banks).
- Low Power Features
  - Low voltage power supply.
  - Auto TCSR (Temperature Compensated Self Refresh).
  - PASR (Partial Array Self Refresh) power-saving mode.
  - DPD (Deep Power Down) Mode.
  - DS (Driver Strength) Control.
- Timing Cycle Time
  - 2.5ns @ RL = 6
  - 3.0ns @ RL = 5
- Operating Temperature Ranges
  - Industrial (-40°C to +85°C).
- Package
  - 134-Ball FBGA(10.0mm x 11.5mm x 1.0mm)

Product Part No.	Org.	Temperature	Max Clock (MHz)	Package	
AS4C64M16MD2A-25BIN	64M x 16	-40°C to 85°C	400	134-ball FBGA	
AS4C32M32MD2A-25BIN	32M x 32	-40°C to 85°C	400	134-ball FBGA	

## Table 2. Speed Grade Information

Speed Grade	<b>Clock Frequency</b>	RL	WL	t <sub>RCD</sub> (ns)	t <sub>rP</sub> (ns)	
DDR2L-800	400 MHz	6	3	18	18	








## **General Description**

The 1Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 134,217,728 -bit banks is organized as 8,192 rows by 1024 columns by 16 bits. Each of the x32's 134,217,728-bit banks is organized as 8,192 rows by 32 bits.

## Simplified Bus Interface State Diagram







## Address Table

Parameter	64Mb X 16	32Mb X 32
Configuration	8Mb x 8banks x 16	4Mb x 8banks x 32
Bank Address	BA0 ~ BA2	BA0 ~ BA2
Row Address	R0 ~ R12	R0 ~ R12
Column Address	C0 ~ C9	C0 ~ C8

Note : 1. The least-significant column address CA0 is not transmitted on the CA bus, and is implied to be zero.

## Pin Description(X16)

Symbol	Туре	Description
CK, CK#	Input	<b>Clock :</b> CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
СКЕ	Input	<b>Clock enable :</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS#	Input	<b>Chip select :</b> CS# is considered part of the command code and is sampled at the rising edge of CK.
DM0-DM1	Input	<b>Input data mask :</b> DM is an input mask signal for WRITE data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[1:0] is DM for each of the two data bytes, respectively.
DQ0 – DQ15	Input	Data input/output : Bidirectional data bus.
DQS0 – DQS1 DQS0# – DQS1#	I/O	<b>Data strobe :</b> The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[1:0]/DQS[1:0]# is DQS for each of the two data bytes, respectively.
CA0 – CA9	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
VDDQ	Supply	<b>DQ Power</b> : Provide isolated power to DQs for improved noise immunity.
VSSQ	Supply	DQ Ground : Provide isolated ground to DQs for improved noise immunity.
VDDCA	Supply	Command/address power supply : Command/address power supply.
VSSCA	Supply	Command/address ground : Isolated on the die for improved noise immunity.
VDD1	Supply	Core power : Supply 1.
VDD2	Supply	Core power : Supply 2.
VSS	Supply	Common ground
VREFCA,	Supply	Reference voltage : VREFCA is reference for command/address input buffers,
VREFDQ	Cappiy	VREFDQ is reference for DQ input buffers.
ZQ	Reference	<b>External impedance (240 ohm) :</b> This signal is used to calibrate the device output impedance for S4 devices. For S2 devices, ZQ should be tied to VDDCA.
DNU	_	Do not use : Must be grounded or left floating.
NC	_	No connect : Not internally connected.
(NC)	-	<b>No connect :</b> Balls indicated as (NC) are no connects, however, they could be connected together internally.



## **Address Table**

Parameter	64Mb X 16	32Mb X 32
Configuration	8Mb x 8banks x 16	4Mb x 8banks x 32
Bank Address	BA0 ~ BA2	BA0 ~ BA2
Row Address	R0 ~ R12	R0 ~ R12
Column Address	C0 ~ C9	C0 ~ C8

Note : 1. The least-significant column address CA0 is not transmitted on the CA bus, and is implied to be zero.

## Pin Description(X32)

Symbol	Туре	Description
CK, CK#	Input	<b>Clock :</b> CK and CK# are differential clock inputs. All CA inputs are sampled on both rising and falling edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are referenced to clock.
CKE	Input	<b>Clock enable :</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is considered part of the command code. CKE is sampled at the rising edge of CK.
CS#	Input	<b>Chip select :</b> CS# is considered part of the command code and is sampled at the rising edge of CK.
DM0-DM3	Input	<b>Input data mask :</b> DM is an input mask signal for WRITE data. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each of the four data bytes, respectively.
DQ0 – DQ31	Input	Data input/output : Bidirectional data bus.
DQS0 – DQS3 DQS0# – DQS3#	I/O	<b>Data strobe :</b> The data strobe is bidirectional (used for read and write data) and complementary (DQS and DQS#). It is edge-aligned output with read data and centered input with write data. DQS[3:0]/DQS[3:0]# is DQS for each of the four data bytes, respectively.
CA0 – CA9	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
VDDQ	Supply	<b>DQ Power</b> : Provide isolated power to DQs for improved noise immunity.
VSSQ	Supply	DQ Ground : Provide isolated ground to DQs for improved noise immunity.
VDDCA	Supply	Command/address power supply : Command/address power supply.
VSSCA	Supply	Command/address ground : Isolated on the die for improved noise immunity.
VDD1	Supply	Core power : Supply 1.
VDD2	Supply	Core power : Supply 2.
VSS	Supply	Common ground
VREFCA,	Supply	Reference voltage : VREFCA is reference for command/address input buffers,
VREFDQ	Сарріу	VREFDQ is reference for DQ input buffers.
ZQ	Reference	<b>External impedance (240 ohm) :</b> This signal is used to calibrate the device output impedance for S4 devices. For S2 devices, ZQ should be tied to VDDCA.
DNU	-	Do not use : Must be grounded or left floating.
NC	-	No connect : Not internally connected.
(NC)	-	<b>No connect :</b> Balls indicated as (NC) are no connects, however, they could be connected together internally.



## **Functional Description**

Mobile LPDDR2 is a high-speed SDRAM internally configured as a 8-bank memory device. LPDDR2 devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system.

The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR2-S4 devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a 4*n* pre-fetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or WRITE access for the LPDDR2-S4 effectively consists of a single 4*n*-bit-wide, one-clock-cycle data transfer at

the internal SDRAM core and four corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed.

The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.



## Power-Up

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 1). Power-up and initialization by means other than those specified will result in undefined operation.

## 1. Voltage Ramp

While applying power (after Ta), CKE must be held LOW (≤0.2 ×VDDCA), and all other inputs must be between VILMIN and VIHMAX. The device outputs remain at High-Z while CKE is held LOW. On or before the completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be Between VSSQ and VDDQ during voltage ramp to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch up.

The following conditions apply for voltage ramp :

- Ta is the point when any power supply first reaches 300mV.
- Noted conditions apply betweenTa and power-down (controlled or uncontrolled).
- Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration tINIT0 (Tb -Ta) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any ofVSS,VSSQ, andVSSCA pins must not exceed 100mV.

#### Voltage Ramp Completion.

After Ta is reached :

- VDD1 must be greater than VDD2 200mV
- VDD1 and VDD2 must be greater than VDDCA—200mV
- VDD1 and VDD2 must be greater than VDDQ—200mV
- VREF must always be less than all other supply voltages

Beginning at Tb, CKE must remain LOW for at least tINIT1=100ns, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 = 5 x tCK prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS#, and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (and to subsequent falling and rising edges). If any MRRs are issued, the clock period must be within the range defined for tCKb(18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3=200µs (Td).

### 2. RESET Command

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands.

### 3.MRRs and Device Auto Initialization (DAI) Polling

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down (page 53)).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set, before proceeding. Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.




## 4.ZQ Calibration

After tINIT5 (Tf), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10). This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after tZQINIT.

## **5.Normal Operation**

After (Tg), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration. After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop with CKE HIGH (page 62).

## Figure 1 : Voltage Ramp and Initialization Sequence



Note : 1. High-Z on the CA bus indicates valid NOP.

## **Table1 : Initialization Timing Parameters**

Parameter	Value		Unit	Comment
Farameter	Min	Max	Unit	Comment
tINITO	-	20	ms	Maximum voltage ramp time
tINIT1	100	-	ns	Minimum CKE LOW time after completion of voltage ramp
tINIT2	5	-	tCK	Minimum stable clock before first CKE HIGH
tINIT3	200	-	μs	Minimum idle time after first CKE assertion
tINIT4	1	-	μs	Minimum idle time after RESET command
tINIT5	-	10	μs	Maximum duration of device auto initialization
tZQINIT	1	-	μs	ZQ initial calibration (S4 devices only)
tCKb	18	-	μs	Clock cycle time during boot



## Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

#### Power-Off

While powering off, CKE must be held LOW (≤0.2 ×VDDCA); all other inputs must be between VILMIN and VIHMAX.

The device outputs remain at High-Z while CKE is held LOW. DQ, DM, DQS, and DQS# voltage levels must be between VSSQ and VDDQ during the power-off sequence to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table. Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Required Power Supply Conditions Between Tx and Tz:

- VDD1 must be greater than VDD2 200mV.
- VDD1 must be greater than VDDCA 200mV.
- VDD1 must be greater than VDDQ 200mV.
- VREF must always be less than all other supply voltages.

The voltage difference between VSS,VSSQ, and VSSCA must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

#### **Uncontrolled Power-Off**

When an uncontrolled power-off occurs, the following conditions must be met:

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off.

The time between Tx and Tz must not exceed tPOFF. During this period, the relative voltage between power supplies is uncontrolled. VDD1 andVDD2 must decrease with a slope lower than 0.5V/µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

#### Table2 : Power-Off Timing

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	tPOFF	-	2	Sec



## Mode Register Definition

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

### Mode Register Assignments and Definitions

The MRR command is used to read from a register. The MRW command is used to write to a register. An "R" in the access column of the mode register assignment table indicates read-only; a "W" indicates write-only; "R/W" indicates read or WRITE capable or enabled.

MR #	MA [7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link
0	00h	Device info	R		RFU		R	ZQI	DNVI	DI	DAI	go to MR0
1	01h	Device feature 1	W	nV	VR (for	AP)	WC	BT		BL		go to MR1
2	02h	Device feature 2	W		R	FU			RL a	nd WL		go to MR2
3	03h	I/O config-1	W		R	FU			D	DS		go to MR3
4	04h	SDRAM refresh rate	R	TUF		R	FU		Re	efresh i	ate	go to MR4
5	05h	Basic config-1	R	-		LPDI	DR2 Ma	anufact	urer ID			go to MR5
6	06h	Basic config-2	R				Revis	ion ID1				go to MR6
7	07h	Basic config-3	R				Revis	ion ID2				go to MR7
8	08h	Basic config-4	R	I/O v	width		De	nsity		T	/pe	go to MR8
9	09h	Test mode	W			Vend	lor-spec	cific tes	t mode			go to MR9
10	0Ah	I/O calibration	W				Calibra	tion coo	de			go to MR10
11-15	0Bh≈0Fh	Reserved	-		RFU						go to MR11	
16	10h	PASR_Bank	W	Bank mask					go to MR16			
17	11h	PASR_Seg	W	Segment mask					go to MR17			
18-19	12h–13h	Reserved	-	RFU						go to MR18		
20-31	14h–1Fh	Reserved for NVM	-									go to MR30
32	20h	DQ calibration pattern A	R				See T	able 28	3			go to MR32
33-39	21h–27h	Do not use										go to MR33
40	28h	DQ calibration pattern B	R				See T	able 28	3			go to MR40
41-47	29h–2Fh	Do not use										go to MR41
48-62	30h–3Eh	Reserved	-				R	FU				go to MR48
63	3Fh	RESET	W					Х				go to MR63
64-126	40h–7Eh	Reserved	-				R	FU				go to MR64
127	7Fh	Do not use								go to MR127		
128-190	80h–BEh	Reserved for vendor	use				R	VU				go to MR128
191	BFh	Do not use										go to MR191
192-254	C0h–FEh	Reserved for vendor	use				R	VU				go to MR192
255	FFh	Do not use										go to MR255

#### Table3 : Mode Register Assignments

Notes : 1. RFU bits must be set to 0 during MRW.

2. RFU bits must be read as 0 during MRR.

3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.

4. RFU mode registers must not be written.

5. WRITEs to read-only registers must have no impact on the functionality of the device.



#### Table4 : MR0 Device information

OP7	OP6	OP5		OP4		OP3	OP2	OP1	OP0		
	RFU				RZC	2I	DAI				
DAI (Device Auto-Initialization Status)				d–only	OP0	0b : DAI complete 1b : DAI still in progress					
DI (Device Information)				d–only	OP1	0b : SDRAM 1b : NVM					
DNVI (Data Not	Valid Information	n)	Read	d–only	OP2	LPDDR2 SDR	AM will not imple	ement DNV funct	ionality		
RZQI(Built in Se	RZQI(Built in Self Test for RZQ Information)				OP[4:3]	01b : ZQ-pin m 10b : ZQ-pin m 11b : ZQ-pin s	test not execute nay connect to V nay short to GND elf test complete ot connect to VD	DDCA or float ) d, no error condi			

Notes : 1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibration.

- 2. If ZQ is connected to VDDCA to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to VDDCA, either OP[4:3]=01 or OP[4:3]=10 could indicate a ZQ-pin assembly error. It is recommended that the assembly error be corrected.
- 3. In the case of a possible assembly error(either OP[4:3]=01 or OP[4:3]=10, as defined above), the device will default to factory trim settings for RON and will ignore ZQ calibration commands. In either case, the system might not function as Intended.
- 4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resistor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified limits (240 ohms ±1%).

#### Table5 : MR1 Device Feature 1 (MA[7:0] = 01h)

OP7	OP6	OP5	OP4	OP3	OP	OP2 OP1		OP0				
r	<i>nWR (for AP)</i> WC E						BL					
BL	Write	- only	OP[2:0]	010b : BL4 (default) 011b : BL8 100b : BL16 All others : reserved								
вт	Write	- only	OP3		0b : Sequential (default) 1b : Interleaved							
WC	Write	– only	OP4		0b : Wrap (default) 1b : No wrap (allowed for SDRAM BL4 only)							
nWR	Write	– only	OP[7:5]		001b : nWR = 3 (default) 010b : nWR = 4 011b : nWR = 5 100b : nWR = 6 101b : nWR = 7 110b : nWR = 8 All others : reserved							

Note: 1. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR / tCK).



										Burs	st Cyc	le Nu	Imbe	r and	Burs	t Add	ress	Sequ	ence			
BL	BT	C3	C2	C1	C0	wc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	46
	Δηγ	Х	Х	0b	0b	Wron	0	1	2	3												
4	Any	Х	Х	1b	0b	Wrap	2	3	0	1												
	Any	х	х	x	0b	No Wrap	У	y+ 1	<i>y</i> + 2	<i>y</i> + 3												
		Х	0b	0b	0b		0	1	2	3	4	5	6	7								
	5.00	Х	0b	1b	0b	] [	2	3	4	5	6	7	0	1								
	Seq	Х	1b	0b	0b	] [	4	5	6	7	0	1	2	3								
		Х	1b	1b	0b		6	7	0	1	2	3	4	5								
8		Х	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7								
Ŭ	1.04	Х	0b	1b	0b	] [	2	3	0	1	6	7	4	5								
	Int	Х	1b	0b	0b	1 [	4	5	6	7	0	1	2	3								
		Х	1b	1b	0b		6	7	4	5	2	3	0	1								
	Any	х	х	x	0b	No Wrap							illega	I (not	suppo	orted)						
		0b	0b	0b	0b		0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
		0b	0b	1b	0b	] [	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	0	1
		0b	1b	0b	0b	] [	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
	Seq	0b	1b	1b	0b		6	7	8	9	A	В	С	D	Е	F	0	1	2	3	4	5
	Jey	1b	0b	0b	0b	Wrap	8	9	Α	В	С	D	E	F	0	1	2	3	4	5	6	7
16		1b	0b	1b	0b	] [	А	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9
		1b	1b	0b	0b	] [	С	D	E	F	0	1	2	3	4	5	6	7	8	9	А	В
		1b	1b	1b	0b	] [	Е	F	0	1	2	3	4	5	6	7	8	9	А	В	С	D
	Int	Х	Х	Х	0b	illegal (not supported)																
	Any	х	х	х	0b	No Wrap		illegal (not supported)														

## Table6 : Burst Sequence by Burst Length(BL), Burst Type(BT), and Wrap Control(WC)

Notes : 1. C0 input is not present on CA bus. It is implied zero.

2. For BL = 4, the burst address represents C[1:0].

3. For BL = 8, the burst address represents C[2:0].

4. For BL = 16, the burst address represents C[3:0].

5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary.

The variable y can start at any address with C0 equal to 0, but must not start at any address shown in the following table.



#### Table7 : No – Wrap Restrictions

Bus Width	1Gb
	Not across full page boundary
X 16	3FE, 3FF, 000, 001
X 32	1FE, 1FF, 000, 001
	Not across full page boundary
X 16	1FE, 1FF, 200, 201
X 32	None

Note : 1. No-wrap BL = 4 data orders shown are prohibited.

## Table8 : MR2 Device Feature 2 (MA[7:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Ī	RFU	RL and WL							
		C	001b : RL=3 / WL	=1 (default)						
		C	010b : RL=4 / WL	=2						
		C	0011b : RL=5 / WL=2							
RL and WL	Write - only	OP [3:0]	100b : RL=6 / WL	=3						
		C	101b : RL=7 / WL	=4						
		C	110b : RL=8 / WL	=4						
		A	Il others : reserve	d						

## Table9 : MR3 I/O Configuration 1 (MA [7:0] =03h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	R	FU			D	S	
DS	Write - only	OP [3:0]	0000b : reserved 0001b : 34.3 ohn 0010b : 40 ohm 0011b : 48 ohm 0100b : 60 ohm 0101b : reserved 0110b : 80 ohm 0111b : 120 ohm All others : reserved	m typical typical typical typical d for 68.6 ohm ty typical typical	pical		

Table10 : MR4 Device Temperature (MA [7:0] =04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
TUF		R	RFU		SDRAM Refresh Rate					
SDRAM Refresh rate	Read - only	OP [2:0]	001b : 4x tRE 010b : 2x tRE	F, 4x tREFlpb, 4 F, 2x tREFlpb, 2 F, 1x tREFlpb, 1						



SDRAM			101b: 0.25x tREF, 0.25x tREFlpb, 0.25x tREFW, do not de-rate SDRAM AC timing .
Refresh rate	Read - only	OP [2:0]	110b: 0.25x tREF, 0.25x tREFlpb, 0.25x tREFW, de-rate SDRAM AC timing .
Relieshiate			111b : SDRAM High temperature operating limit exceeded.
Temperature	Read - only	0.07	0b : OP [2:0] value has not changed since last read of MR4.
Update Flag (TUF)	,	OP7	1b : OP [2:0] value has changed since last read of MR4.
			0001b : RL=3 / WL=1 (default)
			0010b : RL=4 / WL=2
			0011b : RL=5 / WL=2
RL and WL	Write – only	OP [3:0]	0100b : RL=6 / WL=3
			0101b : RL=7 / WL=4
			0110b : RL=8 / WL=4
			All others : reserved

#### Notes:

- 1. A Mode Register Read from MR4 will reset OP7 to '0'.
- 2. OP7 is reset to '0' at power-up
- 3. If OP2 equals '1', the device temperature is greater than  $85^{\circ}$ C
- 4. OP7 is set to'1' if OP2-OP0 has changed at any time since the last read of MR4.
- 5. LPDDR2 might not operate properly when OP[2:0] = 000b or 111b.
- LPDDR2 devices must be de-rated by adding 1.875ns to the following core timing parameters; tRCD, tRC, tRAS, tRP, and tRRD.
   tDQSCK shall be de-rated according to the tDQSCK de-rating value in AC timing table.
   Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.
- 7. The recommended frequency for reading MR4 is provided in Temperature Sensor.

### Table11 : MR5 Basic Configuration 1 (MA [7:0] = 05h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
LPDDR2 Manufacturer ID								
	aufacturar ID	Dead	only		7.01	1111 1000b : Alliance (F8h)		
LPDDR2 Ma	nuracturer ID	Read	-oniy	OP[	7:0]	All others :	Reserved	

#### Table12 : MR6 Basic Configuration 2 (MA [7:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
	Revision ID1										
Revisio	Revision ID1 Read-only OP[7:0] 0000 0000b : A-version										

## Table13 : MR7 Basic Configuration 3 (MA [7:0] = 07h)

OP7         OP6         OP5         OP4         OP3         OP2         OP1         OP0										
			Revisi	on ID2						
Revisio	Revision ID2 Read-only OP[7:0] 0000 0000b : A-version									



## Table14 : MR8 Basic Configuration 4 (MA [7:0] = 08H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
I/O v	I/O width		Der	nsity	Туре			
Ту	Туре		– only	OP	[1:0]	00b : S4 SDRAM		
Der	nsity	Read	– only	OP	[5:2]	0100b : 1Gb		
			Read – only		OP [7:6]			
1/0 1	I/O width		– only	UP	[7.0]	01b : x16		

#### Table15 : MR9 Test Mode (MA [7:0] = 09H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Vendor – spec	cific Test Mode			

#### Table16 : MR10 Calibration (MA [7:0] = 0AH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
			Calibrati	on Code				
						0xFF : Calibration command after initialization.		
Calibrati	on Codo	Write - only			7.01	0xAB : Long calibration		
Calibrati	on Code	vvnie	- Only	OP [	7.0]	0x56 : Short calibration		
					0xC3 : ZQ Reset			
						All others : Reserved		

Notes : 1. Host processor must not write MR10 with reserved values.

2. The device ignores calibration commands when a reserved value is written into MR10.

- 3. See AC timing table for the calibration latency.
- 4. If ZQ is connected to VsscA through RzQ, either the ZQ calibration function (see MRW ZQ Calibration Commands (page 51)) or default calibration (through the ZQRESET command) is supported.

If ZQ is connected to VDDCA, the device operates with default calibration and ZQ calibration commands are ignored.

In both cases, the ZQ connection must not change after power is supplied to the device.

#### Table17 : MR[11-15] Reserved (MA [7:0] = 0BH - 0FH)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Reserved							

#### Table18 : MR16 PASR Bank Mask (MA [7:0] = 10H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Bank Mask (4-bank or 8-bank)									
Bank [7:	0] Mask	Write	- only	OP	7:0]	= unmasked (d	nable to the bank efault) ocked = masked			



#### Table19 : MR17 PASR Segment Mask (MA [7:0] = 11H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	Segment Mask								
Seg	Segment		Write – only		OD [7:0]		0b : Refresh enable to the Segment = unmasked (default)		
Jegi	lient	White	Write – only OP [7:0] 1b : Refresh b		1b : Refresh bl	locked = masked			
Segment	[7:0] Mask	C	P	Segmei	nt Mask	R [12:10]			
(	)	(	D	XXXX	XXX1	000b			
	1		1	XXXX	XX1X	001b			
	2	2	2	XXXX	X1XX	0	10b		
	3		3		1XXX	0	11b		
4	4	2	4	XXX1XXXX 100		00b			
Ę	5	Į	5 X		XX1XXXXX		01b		
(	6		6		X1XXXXXX		10b		
-	7	-	7	1XXX	XXXX	1	11b		

## Table20 : Reserved Mode Register

Mode Register	MA	0	Restriction	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR[18:19]		12h-13h	RFU				-	_			
MR[20:31]		14h-1Fh	NVM¹								
MR[33:39]		21h-27h	DNU <sup>1</sup>								
MR[41:47]		29h-2Fh	DNU								
MR[48:62]		30h-3Eh	RFU								
MR[64:126]	MA[7:0]	40h-7Eh	RFU Reserved								
MR[127]		7Fh	DNU								
MR[128:190]		80h-BEh	RVU <sup>1</sup>								
MR[191]		BFh	DNU	1							
MR[192:254]		C0h-FEh	RVU								
MR[255]		FFh	DNU	1							

Note : 1. NVM = nonvolatile memory use only; DNU = Do not use; RVU = Reserved for vendor use.

## Table21 : MR63 Reset (MA [7:0] = 3FH) - MRW Only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
X							


Note : For additional information on MRW RESET see MODE REGISTER WRITE Command (page 50).



## ACTIVATE Command

The ACTIVATE command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at tRCD after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively.

The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between ACTIVATE commands to different banks is tRRD.



## Figure 2: ACTIVATE Command

Notes : 1. tRCD = 3, tRP = 3, tRRD = 2.

2. A PRECHARGE ALL command uses tRPab timing, and a single-bank PRECHARGE command uses tRPpb timing. In this figure, tRP is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.

### 8-Bank Device Operation

Two rules regarding 8-bank device operation must be observed.

One rule restricts the number of sequential ACTIVATE commands that can be issued; the second provides additional RAS precharge time for a PRECHARGE ALL command.

### The 8-Bank Device Sequential Bank Activation Restriction :


No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. To convert to clocks, divide tFAW[ns] by tCK[ns], and round up to the next integer value.

For example, if RU(tFAW/tCK) is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of tFAW.

### The 8-Bank Device PRECHARGE ALL Provision:

tRP for a PRECHARGE ALL command must equal tRPab, which is greater than tRPpb.





#### Figure 3: tFAW Timing (8-Bank Devices)

Note : 1. Exclusively for 8-bank devices.

## **Read and Write Access Modes**

After a bank is activated, a READ or WRITE command can be issued with CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles. A new burst access must not interrupt the previous 4-bit burst operation when BL = 4. When BL = 8 or BL = 16, READs can be interrupted by READs and WRITEs can be interrupted by WRITEs, provided that the interrupt occurs on a 4-bit boundary and that tCCD is met.

### Burst READ Command

The burst READ command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid data is available RL × tCK + tDQSCK + tDQSQ after the rising edge of the clock when the READ command is issued.


The data strobe output is driven LOW tRPRE before the first valid rising strobe edge.

The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers.

Pin input timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.




## Figure 4 : READ Output Timing – tDQSCK (MAX)



Notes : 1. tDQSCK can span multiple clock periods.


2 An effective burst length of 4 is shown.

## Figure 5 : READ Output Timing – tDQSCK (MIN)



Note : 1. An effective burst length of 4 is shown.





<sup>t</sup>DQSCK

Dout A1 Dout A2

Dout A3

DOUT A5

DOUT A6

DOUT A4

OUT AT


Transitioning data

DQS# DQS

DQ



#### Figure 8 : tDQSCKDL Timing




Notes : 1. tDQSCKDL = (tDQSCK*n* - tDQSCK*m*).

2. tDQSCKDL (MAX) is defined as the maximum of ABS (tDQSCK*n* - tDQSCK*m*) for any (tDQSCK*n*, tDQSCK*m*) pair within any 32ms rolling window.




#### Figure 9 : tDQSCKDM Timing



2. tDQSCKDM (MAX) is defined as the maximum of ABS (tDQSCK*n* - tDQSCK*m*) for any (tDQSCK*n*, tDQSCK*m*) pair within any 1.6µs rolling window.




#### Figure 10 : tDQSCKDS Timing



2. tDQSCKDS (MAX) is defined as the maximum of ABS (tDQSCK*n* - tDQSCK*m*) for any (tDQSCK*n*, tDQSCK*m*) pair for READs within a consecutive burst, within any 160ns rolling window.





The minimum time from the burst READ command to the burstWRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 -WL clock cycles. Note that if a READ burst is truncated with a burstTERMINATE (BST) command, the effective burst length of the truncated READ burst should be used for BL when calculating the minimum READ-to-WRITE delay.





Figure 12: Seamless Burst READ - RL = 3, BL = 4, CCD = 2

A seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL = 16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.



## **READs Interrupted by a READ**

A burst READ can be interrupted by another READ with a 4-bit burst boundary, provided that tCCD is met. A burst READ can be interrupted by other READs on any subsequent clock, provided that tCCD is met.



Note : 1. READs can only be interrupted by other READs or the BST command.

## Burst WRITE Command

The burstWRITE command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock.

The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst.

Write latency (WL) is defined from the rising edge of the clock on which theWRITE command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid data must be drivenWL × tCK + tDQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW tWPRE prior to data input.


The burst cycle data bits must be applied to the DQ pins tDS prior to the associated edge of the DQS and held valid until tDH after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed.


After a burstWRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued.

Pin input timings are measured relative to the crosspoint of DQS and its complement, DQS#.




## Figure 14 : Data Input (WRITE) Timing










## Figure 16: Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4

- Notes : 1.The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is [WL + 1 + BL/2 + RU(tWTR / tCK)].
  - 2. tWTR starts at the rising edge of the clock after the last valid input data.
  - 3. If a WRITE burst is truncated with a BST command, the effective burst length of the truncated WRITE burst should be used as BL to calculate the minimum WRITE-to-READ delay.




#### Figure 17 : Seamless Burst WRITE – WL = 1, BL = 4, tCCD = 2

Note : 1. The seamless burst WRITE operation is supported by enabling a WRITE command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is supported for any activated bank.



## WRITEs Interrupted by a WRITE

A burstWRITE can only be interrupted by anotherWRITE with a 4-bit burst boundary, provided that tCCD (MIN) is met. AWRITE burst interrupt can occur on even clock cycles after the initial WRITE command, provided that tCCD (MIN) is met.



Notes : 1. WRITEs can only be interrupted by other WRITEs or the BST command.

2. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.

### **BURST TERMINATE Command**

The BURSTTERMINATE (BST) command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst.

Therefore, a BST command can only be issued up to and including BL/2 - 1 clock cycles after a READ or WRITE command.

The effective burst length of a READ or WRITE command truncated by a BST command is as follows :

- Effective burst length = 2 × (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for BL when calculating the minimum READ-to-WRITE or WRITE-to-READ delay.
- The BST command only affects the most recent READ or WRITE command.

The BST command truncates an ongoing READ burst RL x tCK + tDQSCK + tDQSQ after the rising edge of the clock where the BST command is issued.

The BST command truncates an on going WRITE burst WLX tCK + tDQSS after the rising edge of the clock where the BST command is issued.

• The 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of four.






Figure 19 : Burst WRITE Truncated by BST – WL = 1, BL = 16

Notes : 1. The BST command truncates an ongoing WRITE burst WL x tCK + tDQSS after the rising edge of the clock where the BST command is issued.

- 2. BST can only be issued an even number of clock cycles after the WRITE command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.




Figure 20: Burst READ Truncated by BST – RL = 3, BL = 16

Notes : 1. The BST command truncates an ongoing READ burst (RL × tCK + tDQSCK + tDQSQ) after the rising edge of the clock where the BST command is issued.

- 2. BST can only be issued an even number of clock cycles after the READ command.
- 3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.



## Write Data Mask

On LPDDR2 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

## Figure 21: Data Mask Timing





Figure 22: Write Data Mask – Second Data Bit Masked



Note : 1. For the data mask function, WL = 2, BL = 4 is shown; the second data bit is masked.



## PRECHARGE Command

The PRECHARGE command is used to precharge or close a bank that has been activated.

The PRECHARGE command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag and bank address bits BA0 and BA1 are used to determine which bank(s) to precharge.

For 8-bank devices, the AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access tRPab after an all bank PRECHARGE command is issued, or tRPpb after a single-bank PRECHARGE command is issued.

To ensure that 8-bank devices can meet the instantaneous current demand required to operate, the row precharge time (tRP) for an all bank PRECHARGE in 8-bank devices (tRPab) will be longer than the row precharge time for a single-bank PRECHARGE (tRPpb). ACTIVATE to PRECHARGE timing is shown in ACTIVATE Command (page 17).

AB(CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 8-Bank Device
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All Banks


#### Table 22: Bank Selection for PRECHARGE by Address Bits


## **READ Burst Followed by PRECHARGE**

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (tRP) has elapsed. A PRECHARGE command cannot be issued until after tRAS is satisfied.

The minimum READ-to-PRECHARGE time (tRTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ command. tRTP begins BL/2 - 2 clock cycles after the READ command. If the burst is truncated by a BST command, the effective BL value is used to calculate when tRTP begins.








### WRITE Burst Followed by PRECHARGE

For WRITE cycles, a WRITE recovery time (tWR) must be provided before a PRECHARGE command can be issued. tWR delay is referenced from the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the tWR delay. For WRITE-to-PRECHARGE timings see Table 23. These devices write data to the array in prefetch quadruples (prefetch = 4). An internal WRITE operation can only begin after a prefetch group has been completely latched. The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles. For untruncated bursts, BL is the value set in the mode register. For truncated bursts,

BL is the effective burst length.





#### Figure 25 : WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4

### **Auto Precharge**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the auto precharge bit (AP) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle. If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.


### **READ Burst with Auto Precharge**

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged.

These devices start an auto precharge on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the READ with auto precharge command, whichever is greater. For auto precharge calculations see Table 23 . Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.






#### Figure 26 : READ Burst with Auto Precharge – RL = 3, BL = 4, RU(tRTP(MIN)/tCK) = 2

## WRITE Burst with Auto Precharge

If AP (CA0f) is HIGH when aWRITE command is issued, theWRITE with auto precharge function is engaged.

The device starts an auto precharge at the clock rising edge tWR cycles after the completion of the burst WRITE. Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.



#### Figure 27 : Write Burst with Auto Precharge – WL=1, BL=4



### Table23 : Precharge and Auto Precharge Clarification

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
READ	Precharge to same bank as read	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1
READ	Precharge all	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1
DOT	Precharge to same bank as read	1	CLK	1
BST	Precharge all	1	CLK	1
	Precharge to same bank as read w/AP	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1, 2
	Precharge all	BL/2 + MAX(2, RU(tRTP/tCK)) - 2	CLK	1
	Activate to same bank as read w/AP	BL/2 + MAX(2, RU(tRTP/tCK)) - 2 + RU(tRPpb/tCK)	CLK	1
READ w/AP	Write or WRITE w/AP (same bank)	Illegal	CLK	3
	Write or WRITE w/AP (different bank)	RL + BL/2 + RU(tDQSCKmax/tCK) - WL + 1	CLK	3
	Read or read w/AP (same bank)	Illegal	CLK	3
	Write or WRITE w/AP (different bank)	BL/2	CLK	3
	Precharge to same bank as write	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
WRITE	Precharge all	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
BST	Precharge to same bank as write	WL + RU(tWR/tCK) + 1	CLK	1
DOI	Precharge all	WL + RU(tWR/tCK) + 1	CLK	1
	Precharge to same bank as WRITE w/AP	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1, 2
	Precharge all	WL + BL/2 + RU(tWR/tCK) + 1	CLK	1
WRITE w/AP	Activate to same bank as write w/AP	WL + BL/2 + RU(tWR/tCK) + 1 + RU(tRPpb/tCK)	CLK	1
WRITE W/AP	Write or WRITE w/ap (same bank)	Illegal	CLK	3
	Write or WRITE w/ap (different bank)	BL/2	CLK	3
	Read or read w/ap (same bank)	Illegal	CLK	3
	Read or read w/ap (different bank)	WL + BL/2 + RU(tWTR/tCK) + 1	CLK	3
Precharge	Precharge to same bank as precharge	1	CLK	1
Frecharge	Precharge all	1	CLK	1
Precharge all	Precharge	1	CLK	1
i recharge all	Precharge all	1	CLK	1

Notes : 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command either a one-bank RECHARGE or PRECHARGE ALL issued to that bank.

The PRECHARGE period is satisfied after tRP, depending on the latest PRECHARGE command issued to that bank.

- 2. Any command issued during the specified minimum delay time is illegal.
- 3. After READ with auto precharge, seamless READ operations to different banks are supported. After WRITE with auto precharge, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge must not be interrupted or truncated.



### **REFRESH Command**

The REFRESH command is initiated with CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock. Per-bank REFRESH is only supported in devices with eight banks.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin :

0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

Bank addressing for the per-bank REFRESH count is the same as established for the single-bank PRECHARGE command (see Table 22). A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command. The REFpb command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command.
- tRP has been satisfied after the prior PRECHARGE command to that bank .
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time (tRFCpb), however, other banks within the device are accessible and can be addressed during the cycle.

During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank.
- tRRD must be satisfied before issuing an ACTIVATE command to a different bank.
- tRFCpb must be satisfied before issuing another REFpb command.
- An all-bank REFRESH command (REFab) issues a REFRESH command to all banks.

All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank

REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero.

The REFab command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied following the prior REFab command.
- tRFCpb has been satisfied following the prior REFpb command.
- tRP has been satisfied following the prior PRECHARGE commands.

After an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:

- tRFCab latency must be satisfied before issuing an ACTIVATE command.
- tRFCab latency must be satisfied before issuing a REFab or REFpb command.



Symbol	Minimum delay From	То	Notes
		REFab	
tRFCab	REFab	ACTIVATE command to any bank	
		REFpb	
		REFab	
tRFCpb	REFpb	ACTIVATE command to same bank as REFpb	
		REFpb	
	REFpb	ACTIVATE command to a different bank than REFpb	
tRRD	ACTIVATE	REFpb	1
	ACTIVATE	ACTIVATE command to a different bank than the prior ACTIVATE command	

#### Table24 : Refresh Command Scheduling Separation Requirements

Note : 1. A bank must be in the idle state before it is refreshed, so REFab is prohibited following an ACTIVATE command. REFpb is supported only if it affects a bank that is in the idle state.

Mobile LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the required boundary conditions are met (see Figure 32).

In the most straightforward implementations, a REFRESH command should be scheduled every tREFI. In this case, self refresh can be entered at any time. Users may choose to deviate from this regular refresh pattern, for instance, to enable a period in which no refresh is required. As an example, using a 1Gb LPDDR2 device, the user can choose to issue a refresh burst of 4096 REFRESH comands at the maximum supported rate (limited by tREFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows : tREFW - (R/8) × tREFBW = tREFW - R × 4 × tRFCab.

For example, a 1Gb device at  $TC \le 85^{\circ}C$  can be operated without a refresh for up to 32ms - 4096 × 4 × 130ns ≈ 30ms.

Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in *every* rolling refresh window during refresh pattern transitions.


The supported transition from a burst pattern to a regular distributed pattern is shown in Figure 28. If this transition occurs immediately after the burst refresh phase, all rolling tREFW intervals will meet the minimum required number of REFRESH commands.

A nonsupported transition is shown in Figure 55. In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling tREFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed refresh pattern must be assumed. Alliance Memory recommends entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase (see Figure 31).




## Figure29 : Regular Distributed Refresh Pattern



- Notes : 1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.
  - As an example, in a 1Gb LPDDR2 device at TC ≤ 85°C, the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per 0.52µs, followed by ≈ 30ms without any REFRESH command.




## Figure28 : Supported Transition from Repetitive REFRESH Burst



- Notes : 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
  - As an example, in a 1Gb LPDDR2 device at TC ≤ 85°C, the distributed refresh pattern has one REFRESH command per 7.8µs; the burst refresh pattern has one REFRESH command per 0.52µs, followed by ≈ 30ms without any REFRESH command.




## Figure30 : Nonsupported Transition from Repetitive REFRESH Burst



- Notes : 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
  - 2. There are only ≈ 2048 REFRESH commands in the indicated tREFW window. This does not provide the required minimum number of REFRESH commands (R). PDF:



## Figure31 : Recommended Self Refresh Entry and Exit



Note : 1. In conjunction with a burst/pause refresh pattern.

## **REFRESH Requirements**

### 1. Minimum Number of REFRESH Commands

Mobile LPDDR2 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window (tREFW =  $32 \text{ ms} @ \text{MR4}[2:0] = 011 \text{ orTC} \le 85^{\circ}\text{C}$ ). For actual values per density and the resulting average refresh interval (tREFI), (see Table 75).

For tREFW and tREFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature (MA[7:0] = 04h) table. For devices supporting per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

#### 2. Burst REFRESH Limitation

To limit current consumption, a maximum of eight REFab commands can be issued in any rolling tREFBW (tREFBW =  $4 \times 8 \times tRFCab$ ). This condition does not apply if REFpb commands are used.

## 3. REFRESH Requirements and Self Refresh


If any time within a refresh window is spent in self refresh mode, the number of required REFRESH commands in that window is reduced to the following:

$$R' = RU\left(\frac{tSRF}{REFI}\right) = R - RU\left(R \times \frac{tSRF}{tREFW}\right)$$

Where RU represents the round-up function.




### Figure 32: tSRF Definition




Notes : 1. Time in self refresh mode is fully enclosed in the refresh window (tREFW).

- 2. At self refresh entry.
- 3. At self refresh exit.
- 4. Several intervals in self refresh during one tREFW interval. In this example, tSRF = tSRF1 + tSRF2.



## Figure 33 All-Bank REFRESH Operation

## Figure 34 Per-Bank REFRESH Operation



Notes : 1. Prior to T0, the REFpb bank counter points to bank 0.

2. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.



# AS4C32M32MD2A-25BIN AS4C64M16MD2A-25BIN

## SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. A NOP command must be driven in the clock cycle following the SELF REFRESH command. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR2 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See Table 59 for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper self refresh operation, power supply pins (VDD1, VDD2, VDDQ, and VDDCA) must be at valid levels. VDDQ can be turned off during self refresh. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting self refresh, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges (see the Single-Ended AC and DC Input Levels for DQ and DM table). VREFDQ can be at any level between 0 and VDDQ; VREFCA can be at any level between 0 and VDDCA during self refresh.


Before exiting self refresh, VREFDQ and VREFCA must be within specified limits (see AC and DC Logic Input Measurement Levels for Single-Ended Signals (page 78)). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during tCKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least tCKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (tXSR), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout tXSR, except during self refresh re-entry. NOP commands must be registered on each rising clock edge during tXSR.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.



## Figure 35: SELF REFRESH Operation



- Notes : 1. Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.
  - 2. The device must be in the all banks idle state prior to entering self refresh mode.
  - 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
  - 4. A valid command can be issued only after tXSR is satisfied. NOPs must be issued during tXSR.

## Partial-Array Self Refresh – Bank Masking

Devices in densities of 64Mb–512Mb are comprised of four banks; densities of 1Gb and higher are comprised of eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks. For bank masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits.

## Partial-Array Self Refresh – Segment Masking

Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment mask bits up to eight bits. For densities less than 1Gb, segment masking is not supported. When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled. A segment masking scheme can be used in place of or in combination with a bank masking scheme. Each segment mask bit setting is applied across all banks. For segment masking bit assignments, see the tables noted above.



	Segment Mask(MR17)	Bank0	Bank1	Bank2	Bank3	Bank4	Bank5	Bank6	Bank7
Bank Mask(MR16)		0	1	0	0	0	0	0	1
Segment 0	0	-	М	-	-	-	-	-	М
Segment 1	0	-	М	-	-	-	-	-	М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0	-	М	-	-	-	-	-	М
Segment 4	0	-	М	-	-	-	-	-	М
Segment 5	0	-	М	-	-	-	-	-	М
Segment 6	0	-	М	-	-	-	-	-	М
Segment 7	1	М	М	М	М	М	М	М	М


#### Table26 : Bank and Segment Masking Example

Note : 1. This table provides values for an 8-bank device with REFRESH operations masked to banks 1 and 7, and segments 2 and 7.

## MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL × tCK + tDQSCK + tDQSQ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in Table 28. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of four. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period (tMRR) is two clock cycles.



## Figure 36: MRR Timing – RL = 3, tMRR = 2


Notes : 1. MRRs to DQ calibration registers MR32 and MR40 are described in DQ Calibration (page 48).



Notes: 1. MRRs to DQ calibration registers MR32 and MR40 are described in DQ Calibration (page 48).

- 2. Only the NOP command is supported during tMRR.
- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 4. Minimum MRR to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- 5. Minimum MRR to MRW latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.


READ bursts and WRITE bursts cannot be truncated by MRR. Following a READ command, the MRR command must not be issued before BL/2 clock cycles have completed. Following A WRITE command, the MRR command must not be issued before WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles have completed. If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the BL value.





Notes : 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2. 2. Only the NOP command is supported during tMRR.





#### Figure 38: Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4



#### **Temperature Sensor**

Mobile LPDDR2 devices feature a temperature sensor whose status can be read from MR4.

This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see table noted above).

For example, TCASE could be above 85°C when MR4[2:0] equals 011b. To ensure proper operation using the temperature sensor, applications must accommodate the parameters in the temperature sensor definitions table.

Table 27: Temperature Sensor Definitions and Operating Conditions

Parameter	Description	Symbol	Min/Max	Value	Unit
System Temperature Gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of $2^{\circ}C$	TempGradient	MAX	System dependent	°C/s
MR4 READ interval	Time period between MR4 READs from the System	ReadInterval	MAX	System dependent	ms
Temperature Sensor interval	Maximum delay between internal updates of MR4	<sup>t</sup> TSI	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System dependent	ms
Device temperature margin	Margin above maximum temperature to support controller response	TempMargin	MAX	2	°C



Mobile LPDDR2 devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:


TempGradient × (ReadInterval + <sup>t</sup>TSI + SysRespDelay) ≤ 2°C

For example, ifTempGradient is 10°C/s and the SysRespDelay is 1ms:

 $10^{\circ}C/s X (ReadInterval + 32ms + 1ms) \le 2^{\circ}C$ 

In this case, ReadInterval must not exceed 167ms.

#### Figure 39: Temperature Sensor Timing




#### **DQ** Calibration

Mobile LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. For x16 devices, pattern A (MRR to MRR32), and pattern B (MRR to MRR40), will return the specified pattern on DQ0 and DQ8; x32 devices return the specified pattern on DQ0, DQ8, DQ16, and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.





## Figure 40: MR32 and MR40 DQ Calibration Timing – RL = 3, tMRR = 2



## Table28 : Data Calibration Pattern Description


Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Description
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A
Pattern B	MR40	0	0	1	1	Reads to MR40 return DQ calibration pattern B



## MODE REGISTER WRITE Command

The MODE REGISTER WRITE (MRW) command is used to write configuration data to the mode registers.

The MRW command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f–CA0f, CA9r–CA4r.The data to be written to the mode register is contained in CA9f–CA2f. The MRW command period is defined by tMRW. MRWs to read-only registers have no impact on the functionality of the device. MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.



Notes : 1. At time Ty, the device is in the idle state.

2. Only the NOP command is supported during tMRW.

#### Table29 : Truth Table for MRR and MRW

Current State	Command	Intermediate State	Next State
	MRR	Reading mode register, all banks idle	All banks idle
All banks idle	MRW	Writing mode register, all banks idle	All banks idle
	MRW (RESET)	Resetting, device auto initialization	All banks idle
	MRR	Reading mode register, bank(s) idle	Bank(s) active
Bank(s) active	MRW	Not allowed	Not allowed
	MRW (RESET)	Not allowed	Not allowed

#### MRW RESET Command

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see 2. RESET Command under Power-Up (page 7)).

The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during tINIT4.

After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command has completed. For MRW RESET timing, see Figure 1.



## MRW ZQ Calibration Commands

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration.To achieve tighter tolerances, proper ZQ calibration must be performed. There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT is used for initialization calibration; tZQRESET is used for resetting ZQ to the default output impedance; tZQCL is used for long calibration(s); and tZQCS is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions. ZQINIT must be performed for LPDDR2 devices. ZQINIT provides an output impedance accuracy of ±15%. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15%. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system. ZQRESET resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used. One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within tZQCS for all speed bins, assuming the maximum sensitivities specified in Table 68 and Table 69 are met. The appropriate interval between ZQCS commands can be determined using these tables and system-specific parameters.

Mobile LPDDR2 devices are subject to temperature drift rate (Tdriftrate) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

ZQcorrection

(Tsens× Tdriftrate) + (Vsens×Vdriftrate)

Where Tsens = MAX (dRONdT) andVsens = MAX (dRONdV) define temperature and voltage sensitivities. For example, ifTsens = 0.75%/°C,Vsens= 0.20%/mV,Tdriftrate = 1°C/sec, and Vdriftrate = 15 mV/sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged.

No other activities can be performed on the data bus during calibration periods (tZQINIT, tZQCL, or tZQCS).


The quiet time on the data bus helps to accurately calibrate output impedance.

There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption. In systems sharing a ZQ resistor between devices, the controller must prevent tZQINIT, tZQCS, and tZQCL overlap between the devices. ZQRESET overlap is acceptable. If the ZQ resistor is absent from the system, ZQ must be connected to VDDCA. In this situation, the device must ignore ZQ calibration commands and the device will use the default calibration settings.



# AS4C32M32MD2A-25BIN AS4C64M16MD2A-25BIN

#### Figure 42: ZQ Timings



Notes : 1. Only the NOP command is supported during ZQ calibrations.

2. CKE must be registered HIGH continuously during the calibration period.

3. All devices connected to the DQ bus should be High-Z during the calibration process.

## ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm (±1% tolerance) external resistor must be connected between the ZQ pin And ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).



# AS4C32M32MD2A-25BIN AS4C64M16MD2A-25BIN

#### **Power-Down**

Power-down is entered synchronously when CKE is registered LOW and CS# is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as ACTIVATE, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down;

if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.


Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until tCKE is satisfied.VREFCA must be Maintained at a valid level during power-down. VDDQ can be turned off during power-down. IfVDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, bothVDDQ andVREFDQ must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in REFRESH Command. The power-down state is exited when CKE is registered HIGH.

The controller must drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the ACTiming section.



## Figure 43: Power-Down Entry and Exit Timing



Note : 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of two stable clocks complete.

## Figure 44: CKE Intensive Environment






Figure 45: REFRESH-to-REFRESH Timing in CKE Intensive Environments



Note : 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.



## Figure 46: READ to Power-Down Entry




Notes : 1. CKE must be held HIGH until the end of the burst operation.

2. CKE can be registered LOW at (RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1) clock cycles after the clock on which the READ command is registered.



# AS4C32M32MD2A-25BIN AS4C64M16MD2A-25BIN

## Figure 47: READ with Auto Precharge to Power-Down Entry




Notes : 1. CKE must be held HIGH until the end of the burst operation.

- 2. CKE can be registered LOW at (RL + RU(tDQSCK/tCK)+ BL/2 + 1) clock cycles after the clock on which the READ command is registered.
- 3. BL/2 with tRTP = 7.5ns and tRAS (MIN) is satisfied.
- 4. Start internal PRECHARGE.



## Figure 48: WRITE to Power-Down Entry




Note : 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(tWR/tCK)) clock cycles after the clock on which the WRITE command is registered.



## Figure 49: WRITE with Auto Precharge to Power-Down Entry


BL = 4




Notes : 1. CKE can be registered LOW at (WL + 1 + BL/2 + RU(tWR/tCK + 1) clock cycles after the WRITE command is registered. 2. Start internal PRECHARGE.




## Figure 50: REFRESH Command to Power-Down Entry



Note : 1. CKE can go LOW tHCKE after the clock on which the REFRESH command is registered.




Note : 1. CKE can go LOW at tIHCKE after the clock on which the ACTIVATE command is registered.



## Figure 52: PRECHARGE Command to Power-Down Entry


Note : 1. CKE can go LOW tIHCKE after the clock on which the PRECHARGE command is registered.






#### Figure 53: MRR Command to Power-Down Entry

Note : 1. CKE can be registered LOW at (RL + RU(tDQSCK/tCK)+ BL/2 + 1) clock cycles after the clock on which the MRR command is registered.



#### Figure 54: MRW Command to Power-Down Entry




#### **Deep Power-Down**

Deep power-down (DPD) is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR or MRW operations are in progress. CKE can go LOW while other operations such as ACTIVATE, auto precharge, PRECHARGE, or REFRESH are in progress, however, deep power-down IDD specifications will not be applied until those operations complete. The contents of the array will be lost upon entering DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device.VREFDQ can be at any level between 0 and VDDQ, andVREFCA can be at any level between 0 andVDDCA during DPD. All power supplies (including VREF) must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions). To exit DPD, CKE must be HIGH, tISCKE must be complete, and the clock must be stable. To resume operation, the device must be fully reinitialized using the power-up initialization sequence.



### Figure 55: Deep Power-Down Entry and Exit Timing



Notes : 1. The initialization sequence can start at any time after Tx + 1.

2. tlNIT3 and Tx + 1 refer to timings in the initialization sequence. For details, see Mode Register Definition.

## Input Clock Frequency Changes and Stop Events

## Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, Mobile LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions,tRCD and tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set theWR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.



## Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met.
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency.
- Related timing conditions, tRCD, tWR, tWRA, tRP, tMRW, and tMRR, etc., are met
- CS# must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 × tCK + tXP.

For input clock frequency changes, tCK(MIN) and tCK(MAX) must be met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may

require adjustment to meet minimum timing requirements at the target clock frequency. For clock stop, CK is held LOW and CK# is held HIGH.

#### **NO OPERATION Command**

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle N when the CKE level is constant for clock cycle N-1 and clock cycle N. The NOP command has tw possible encodings: CS# HIGH at the clock rising edge N; and CS# LOW with CA0, CA1, CA2 HIGH at the clock rising edge N.

The NOP command will not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

#### Simplified Bus Interface State Diagram

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications.

The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks.

#### **Truth Tables**

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when

considering the actual state of the banks. Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the

device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.



### Table30 : Command Truth table

Notes 1–11 apply to all parameters conditions

	Con	nmand F	Pins		-	-	-	CA	Pins	-	-	-	-	014
Command	Cł	٢E	/CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK Edge
	CK(n-1)	CK(n)	/05	CAU		CAZ	CAS	CA4	CAS	CAO		CAO	CA9	Luge
MRW	Н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
	Н	Н	Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	_ <b>F</b>
	Н	Н	Х	MA6	MA7		-		2	X				
REFRESH	Н	Н	L	L	L	Н	L			2	X			_ <b>F</b>
(per bank)	Н	Н	Х					)	X					
REFRESH	Н	Н	L	L	L	Н	Н			)	X			_ <b>F</b>
(all banks)	Н	Н	Х				1	)	X					
Enter self	Н	L	L	L	L	Н				Х				
refresh	Х	L	Х		X									
ACTIVATE	Н	Н	L	L	н	R8	R9	R10	R11	R12	BA0	BA1	BA2	
(bank)	Н	Н	Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	
WRITE(bank)	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	_ <b>_</b>
	Н	Н	Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	
READ bank)	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	
	Н	Н	Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	*
PRECHARGE	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	<b>_</b>
(bank)	Н	Н	Х					) 	X					<b>_</b>
BST	H	Н	L	Н	Н	L	L				X			
	H	H	Х				i	)	X					
Enter DPD	Н	L	L	Н	H	L				Х				_
	X	L	Х				i	)	X					<u> </u>
NOP	H	H	L	Н	Н	Н				Х				_
Maintain DD	Н	Н	Х						X					<u> </u>
Maintain PD, SREF, DPD,	L	L	L	Н	Н	Н				Х				_ <b>_</b>
(NOP)	L	L	Х					)	X					
NOP	н	Н	Н					)	X					_ <b>F</b>
	н	Н	Х					)	x					
Maintain PD, SREF, DPD,	L	L	Н					)	x					
(NOP)	L	L	х					)	X					
Enter	Н	L	Н					)	x					
power-down	Х	L	Х						X					
Exit PD, SREF,	L	Н	Н					)	X					
DPD	Х	Н	Х					)	X					

Notes : 1. All commands are defined by the current state of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

2. Bank addresses (BA) determine which bank will be operated upon.

3. AP HIGH during a READ or WRITE command indicates that an auto precharge will occur To the bank associated with the READ or WRITE command.



- 4. X indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L).
- 5. Self refresh exit and DPD exit are asynchronous.
- 6. VREF must be between 0 and VDDQ during self refresh and DPD operation.
- 7. CAxr refers to command/address bit "x" on the rising edge of clock.
- 8. CAxf refers to command/address bit "x" on the falling edge of clock.
- 9. CS# and CKE are sampled on the rising edge of the clock.
- 10. Per-bank refresh is only supported in devices with eight banks.
- 11. he least-significant column address C0 is not transmitted on the CA bus, and is inferred to be zero.

#### Table31 : CKE Truth Table

Notes 1–5 apply to all parameters and conditions ; L=LOW , H=HIGH , X="Don't Care"

Current State	CKEn-1	CKEn	CS#	Command n	Operation n	Next State	Notes
Active power-down	L	L	Х	Х	Maintain active power-down	Active power-down	
power-down	L	Н	Н	NOP	Exit active power-down	Active	6, ,7
Idle power-down	L	L	Х	Х	Maintain idle power-down	ldle power-down	
	L	Н	Н	NOP	Exit idle power-down	Idle	6, 7
Resetting idle	L	L	х	Х	Maintain resetting power-down	Resetting power-down	
power-down	L	Н	Н	NOP	Exit resetting power-down	Idle or resetting	6, 7, 8
Deep power-down	L	L	Х	Х	Maintain deep power-down	Deep power-down	
· · ·	L	Н	Н	NOP	Exit deep power-down	Power-on	9
Self refresh	L	L	Х	Х	Maintain self refresh	Self refresh	
Sell Tellesh	L	Н	Н	NOP	Exit self refresh	Idle	10, 11
Bank(s) active	Н	L	Н	NOP	Enter active power-down	Active power-down	
	Н	L	Н	NOP	Enter idle power-down	Idle power-down	
All banks idle	Н	L	L	Enter self refresh	Enter self refresh	Self refresh	
	Н	L	L	DPD	Enter deep power-down	Deep power-down	
Resetting	Н	L	Н	NOP	Enter deep power-down Resetting power-dow		
Other states	Н	Н		Re	efer to the command truth table		

Notes : 1. Current state = the state of the device immediately prior to the clock rising edge *n*.

2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

3. CKEn = the logic state of CKE at clock rising edge n; CKEn-1 was the state of CKE at the previous clock edge.

4. CS#= the logic state of CS# at the clock rising edge *n*.

5. Command n = the command registered at clock edge n, and operation n is a result of command n.

6. Power-down exit time (tXP) must elapse before any command other than NOP is issued.



- 7. The clock must toggle at least twice prior to the tXP period.
- 8. Upon exiting the resetting power-down state, the device will return to the idle state if tINIT5 has expired.
- 9. The DPD exit procedure must be followed as described in Deep Power-Down (page 60).
- 10. Self refresh exit time (tXSR) must elapse before any command other than NOP is issued.
- 11. The clock must toggle at least twice prior to the tXSR time.

#### Table32 : Current State Bank n to Command to Bank n Truth Table

Notes 1-5 apply to all parameters and conditions

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current state	
	ACTIVATE	Select and activate row	Active	
	Refresh (per bank)	Begin to refresh	Refreshing (per bank)	6
	Refresh (all banks)	Begin to refresh	Refreshing (all banks)	7
Idle	MRW	Load value to mode register	MR writing	7
	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	7, 8
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9, 10
	READ	Select column and start read burst	Reading	
Row active	WRITE	Select column and start write burst	Writing	
Row active	MRR	Read value from mode register	Active MR reading	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9
	READ	Select column and start new read burst	Reading	11, 12
Reading	WRITE	Select column and start write burst	Writing	11, 12, 13
	BST	Read burst terminate	Active	14
	WRITE	Select column and start new write burst	Writing	11, 12
Writing	READ	Select column and start read burst	Reading	11, 12, 15
	BST	Write burst terminate	Active	14
Power-on	MRW RESET	Begin device auto initialization	Resetting	7, 9
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes : 1. Values in this table apply when both CKE*n* -1 and CKE*n* are HIGH, and after tXSR or tXP has been met, if the previous state was power-down.

- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions: Idle: The bank or banks have been precharged, and tRP has been met.

Active : A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress. Reading: A READ burst has been initiated with auto precharge disabled and has not yet terminated or been terminated. Writing: A WRITE burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

4. The states listed below must not be interrupted by a command issued to the same bank.

NOP commands or supported commands to the other bank must be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that bank's current state, and the definitions given in Table 33.



Precharge: Starts with registration of a PRECHARGE command and ends when tRP is met. After tRP is met, the bank is in the idle state.

Row activate: Starts with registration of an ACTIVATE command and ends when tRCD is met. After tRCD is met, the bank is in the active state. READ with AP enabled: Starts with registration of a READ command with auto precharge enabled and ends when tRP is met. After tRP is met, the bank is in the idle state.

WRITE with AP enabled: Starts with registration of a WRITE command with auto precharge enabled and ends when tRP is met. After tRP is met, the bank is in the idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each rising clock edge during these states. Refresh (per bank): Starts with registration of a REFRESH (per bank) command and ends when tRFCpb is met. After tRFCpb is met, the bank is in the idle state. Refresh (all banks): Starts with registration of a REFRESH (all banks): Starts with registration of a REFRESH (all banks) command and ends when tRFCab is met. After tRFCab is met, the device is in the all banks idle state. Idle MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the device is in the all banks idle state.

Resetting MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the device is in the all banks idle state. Active MR reading: Starts with registration of the MRR command and ends when tMRR is met. After tMRR is met, the bank is in the active state. MR writing: Starts with registration of the MRW command and ends when tMRR when tMRW is met.

After tMRW is met, the device is in the all banks idle state. Precharging all: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. After tRP is met, the device is in the all banks idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.
- 11. A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
- 12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 13. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
- 14. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ / WRITE command, regardless of bank.
- 15. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.



### Table 33: Current State Bank *n* to Command to Bank *m* Truth Table

Notes 1-6 apply to all parameters and conditions

Current State of Bank n	Command to Bank m	Operation	Next State for Bank m	notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command supported to Bank m	-	7
	ACTIVATE	Select and activate row in bank m	Active	8
	READ	Select column and start READ Burst from bank m	Reading	9
Row activating, active,	WRITE	Select column and start WRITE burst to bank m	Writing	9
or precharging	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	MRR	READ value from mode register	Idle MR reading or Active MR reading	11,12,13
	BST	READ or WRITE burst terminates an ongoing READ/WRITE from/to bank m	Active	7
	READ	Select column and start READ burst from bank m	Reading	9
Reading (auto precharge disabled)	WRITE	Select column and start WRITE burst to bank m	Writing	9,14
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,15
Writing (auto precharge disabled)	WRITE	Select column and start WRITE burst to bank m	Writing	9
· · · · · · · · · · · · · · · · · · ·	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,16
Reading with auto precharge	WRITE	Select column and start WRITE burst to bank m	Writing	9,14,16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	READ	Select column and start READ burst from bank m	Reading	9,15,16
Writing with auto precharge	WRITE	Select column and start WRITE burst to bank m	Writing	9,16
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Power-on	MRW RESET	Begin device auto initialization	Resetting	17,18
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes : 1. This table applies when: the previous state was self refresh or power-down ; after tXSR or tXP has been met; and both CKEn -1 and CKEn are HIGH.

2. All states and sequences not shown are illegal or reserved.



3. Current state definitions:

Idle: The bank has been precharged and tRP has been met.

Active: A row in the bank has been activated, tRCD has been met, no data bursts or accesses and no register accesses are in progress. Read: A READ burst has been initiated with auto precharge disabled and the READ has not yet terminated or been terminated. Write: A WRITE burst has been initiated with auto precharge disabled and the WRITE has not yet terminated or been terminated.

- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
- 5. A BST command cannot be issued to another bank; it applies only to the bank represented by the current state.
- 6. The states listed below must not be interrupted by any executable command.
  - NOP commands must be applied during each clock cycle while in these states:
  - Idle MRR: Starts with registration of the MRR command and ends when tMRR has been met.
  - After tMRR is met, the device is in the all banks idle state.
  - Reset MRR: Starts with registration of the MRR command and ends when tMRR has been met.
  - After tMRR is met, the device is in the all banks idle state.
  - Active MRR: Starts with registration of the MRR command and ends when tMRR has been met.
  - After tMRR is met, the bank is in the active state.
  - MRW: Starts with registration of the MRW command and ends when tMRW has been met.
  - After tMRW is met, the device is in the all banks idle state.
- 7. BST is supported only if a READ or WRITE burst is ongoing.
- 8. tRRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 9. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 10. This command may or may not be bank-specific.

If all banks are being precharged, they must be in a valid state for precharging.

- 11. MRR is supported in the row-activating state.
- 12. MRR is supported in the precharging state.
- 13. The next state for bank *m* depends on the current state of bank *m* (idle, row-activating, precharging, or active).
- 14. A WRITE command can be issued after the completion of the READ burst;

otherwise a BST must be issued to end the READ prior to asserting a WRITE command.

15. A READ command can be issued after the completion of the WRITE burst;

```
otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
```

- 16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
- 17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 18. RESET command is achieved through MODE REGISTER WRITE command.

#### Table 34: DM Truth Table

Functional Name	DM	DQ	notes
Write enable	L	Valid	1
Write inhibit	Н	Х	1

Note : 1. Used to mask write data, and is provided simultaneously with the corresponding input data.



## **Electrical Specifications**

#### Absolute Maximum Ratings

Stresses greater than those listed below may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this document is not implied.

Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

#### Table 35: Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	+2.3	V	1
VDD2 supply voltage relative to VSS	VDD2 (1.2V)	-0.4	+1.6	V	1
VDDCA supply voltage relative to VSSCA	VDDCA	-0.4	+1.6	V	1,2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	+1.6	V	1,3
Voltage on any ball relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	+1.6	V	
Storage temperature	T <sub>STG</sub>	-55	+125	°C	4

Notes : 1. See 1. Voltage Ramp under Power-Up (page 7).

2. VREFCA  $0.6 \leq$  VDDCA; however, VREFCA may be  $\geq$  VDDCA provided that VREFCA  $\leq$  300mV.

3. VREFDQ 0.6  $\leq$  VDDQ; however, VREFDQ may be  $\geq$  VDDQ provided that VREFDQ  $\leq$  300mV.

4. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

## Input/Output Capacitance

#### Table 36: Input/Output Capacitance

Note 1 applies to all parameters and conditions

Desembles	Sumbol	LPDDR2	800-466	LPDDR2	400-200	Unit	Notes
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Input capacitance, CK and CK#	CCK	1.0	2.0	1.0	2.0	pF	1
Input capacitance delta, CK and CK#	CDCK	0	0.2	0	0.25	pF	1
Input capacitance, all other input Only pins	CI	1.0	2.0	1.0	2.0	pF	1,2
Input capacitance delta, all other input Only pins	CDI	-0.40	+0.40	-0.50	+0.50	pF	1,3
Input/output capacitance, DQ,DM,DQS, DQS#	CIO	1.25	2.5	1.25	2.5	pF	
Input/output capacitance delta, DQS, DQS#	CDDQS	0	0.25	0	0.30	pF	
Input/output capacitance delta, DQ,DM	CDIO	-0.5	+0.5	-0.6	+0.6	pF	
Input/output capacitance ZQ	CZQ	0	2.5	0	2.5	pF	4

Notes : 1. Tc  $-40^{\circ}$ C to  $+105^{\circ}$ C; Vddq = 1.14-1.3V; Vddca = 1.14-1.3V; Vdd1 = 1.7-1.95V; Vdd2 = 1.14-1.3V.

2. This parameter applies to die devices only (does not include package capacitance).

3. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS, VSSCA, and VSSQ applied; all other pins are left floating.

4. Absolute value of Сск - Сск#.

5. CI applies to CS#, CKE, and CA[9:0].



- 6.  $C_{DI} = C_{I} 0.5 \times (C_{CK} + C_{CK} \#).$
- 7. DM loading matches DQ and DQS.
- 8. MR3 I/O configuration drive strength OP[3:0] = 0001b (34.3 ohm typical).
- 9. Absolute value of CDQs and CDQs#.
- 10.  $CDIO = CIO 0.5 \times (CDQS + CDQS#)$  in byte-lane.
- 11. Maximum external load capacitance on ZQ pin: 5pF.

#### **Electrical Specifications – IDD Specifications and Conditions**

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

- LOW:VIN ≤VIL(DC)max
- HIGH:VIN ≥VIH(DC)min
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

## Table 37: Switching for CA Input Signals

Notes 1–3 apply to all parameters and conditions

Parameter	CK Rising/ CK# Falling							
Cycle	N		N+1		N+2		N+3	
CS#	HIGH		HIGH		HIGH		HIGH	
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	L	L	L	L	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н
CA6	Н	L	L	L	L	Н	Н	Н
CA7	Н	Н	Н	L	L	L	L	Н
CA8	Н	L	L	L	L	Н	Н	Н
CA9	Н	Н	Н	L	L	L	L	Н

Notes : 1. CS# must always be driven HIGH.

2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.

3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.



Table 38: Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	Ali DQ
Rising	Н	L	Ν	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	Ν	Read_Falling	LLL	LLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLL	Н
Falling	Н	Н	N+1	NOP	HLH	LHLLHLH	L
Rising	Н	L	N+2	Read_Rising	HLH	LHLLHLH	Н
Falling	Н	L	N+2	Read_Falling	LLL	НННННН	Н
Rising	Н	Н	N+3	NOP	LLL	НННННН	Н
Falling	Н	Н	N+3	NOP	HLH	LHLHLHL	L

Notes : 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.

2. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4R

## Table 39: Switching for IDD4w

Clock	СКЕ	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	Ali DQ
Rising	Н	L	Ν	Write Rising	LLH	LHLHLHL	L
Falling	Н	L	Ν	Write Falling	LLL	LLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLL	Н
Falling	Н	Н	N+1	NOP	LLH	LHLLHLH	L
Rising	Н	L	N+2	Write Rising	LLH	LHLLHLH	Н
Falling	Н	L	N+2	Write Falling	LLL	НННННН	Н
Rising	Н	Н	N+3	NOP	LLL	НННННН	Н
Falling	Н	Н	N+3	NOP	LLH	LHLHLHL	L

Notes : 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.

2. Data masking (DM) must always be driven LOW.

3. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4W.



## Table 40: IDD Specification and Conditions(X16)

Parameter / Condition		Power Supply	Data Rate	Unit	Notes
Parameter / Condition	Symbol	Power Supply	-25	Unit	notes
Operating one bank active-precharge current (SDRAM) :		VDD1	15		
tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS# is HIGH between valid commands; CA bus inputs are switching;	IDD02	VDD2	50	mA	
Data bus inputs are stable	IDD0in	VDDCA,VDDQ	6		4
Idle power-down standby current: tCK = tCKmin; CKE is LOW;	IDD2P1	VDD1	400		
CS# is HIGH; All banks are idle; CA bus inputs are switching;	IDD2P2	VDD2	500	μA	
Data bus inputs are stable	IDD2P,in	VDDCA,VDDQ	40		4
Idle power-down standby current with clock stop: CK = LOW,	IDD2PS1	VDD1	400		
CK# = HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA	IDD2PS2	VDD2	500	μA	
bus inputs are stable; Data bus inputs are stable	IDD2PS,in	VDDCA,VDDQ	40		4
Idle non-power-down standby current: tCK = tCKmin; CKE is	IDD2N1	VDD1	0.6		
HIGH; CS# is HIGH; All banks are idle; CA bus inputs are	IDD2N2	VDD2	30	mA	
switching; Data bus inputs are stable	IDD2N,in	VDDCA,VDDQ	6		4
Idle non-power-down standby current with clock stopped: CK =	IDD2NS1	VDD1	0.6		
LOW; CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are	IDD2NS2	VDD2	12	mA	
idle; CA bus inputs are stable; Data bus inputs are stable	IDD2NS,in	VDDCA, VDDQ	6		4
Active power-down standby current: tCK = tCKmin; CKE is LOW;	IDD3P1	VDD1	500	μA	
CS# is HIGH; One bank is active; CA bus inputs are switching;	IDD3P2	VDD2	4	mA	
Data bus inputs are stable	IDD3P,in	VDDCA, VDDQ	40	μA	4
Active power-down standby current with clock stop: CK = LOW,	IDD3PS1	VDD1	500	μA	
CK# = HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA	IDD3PS2	VDD2	4	mA	
bus inputs are stable; Data bus inputs are stable	IDD3PS,in	VDDCA, VDDQ	40	μA	4
Active non-power-down standby current: tCK = tCKmin; CKE is	IDD3N1	VDD1	2		
HIGH; CS# is HIGH; One bank is active; CA bus inputs are	IDD3N2	VDD2	35	mA	
switching; Data bus inputs are stable	IDD3N,in	VDDCA, VDDQ	6		4
Active non-power-down standby current with clock stopped :	IDD3NS1	VDD1	2		
CK = LOW, CK# = HIGH CKE is HIGH; CS# is HIGH; One bank	IDD3NS2	VDD2	10	mA	
is active; CA bus inputs are stable; Data bus inputs are stable	IDD3NS,in	VDDCA, VDDQ	6		4



#### Table 41: IDD Specification and Conditions(X16) (continued)

Denemeter / Condition		Damas Cumplu	Data Rate	l lmit	Natas
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating burst READ current: tCK = tCKmin;	IDD4R1	VDD1	5		
CS# is HIGH between valid commands; One bank is active;	IDD4R2	VDD2	150	mA	
BL = 4; RL = RL (MIN); CA bus inputs are switching; 50% data change each burst transfer	IDD4R,in	VDDCA	6		
Operating burst WRITE current: tCK = tCKmin; CS# is HIGH	IDD4W1	VDD1	5		
between valid commands; One bank is active; $BL = 4$ ; $WL = WL$ mine CA bus inputs are switching: $50\%$ data shange acab	IDD4W2	VDD2	130	mA	
WLmin; CA bus inputs are switching; 50% data change each burst transfer	IDD4W,in	VDDCA, VDDQ	10		4
All-bank REFRESH burst current: tCK = tCKmin; CKE is HIGH	IDD51	VDD1	15		
between valid commands; tRC = tRFCabmin; Burst refresh; CA	IDD52	VDD2	100	mA	
bus inputs are switching; Data bus inputs are stable	IDD5IN	VDDCA, VDDQ	6		4
All-bank REFRESH average current: tCK = tCKmin;	IDD5AB1	VDD1	2		
CKE is HIGH between valid commands; tRC = tREFI;	IDD5AB2	VDD2	25	mA	
CA bus inputs are switching; Data bus inputs are stable	IDD5AB,in	VDDCA, VDDQ	6		4
Per-bank REFRESH average current: tCK = tCKmin;	IDD5PB1	VDD1	2		5
CKE is HIGH between valid commands; tRC = tREFI/8;	IDD5PB2	VDD2	25	mA	5
CA bus inputs are switching; Data bus inputs are stable	IDD5PB,in	VDDCA, VDDQ	6		4, 5
Self refresh current (-25°C to +85°C): CK = LOW, CK# = HIGH;	IDD61	VDD1	500		6
CKE is LOW; CA bus inputs are stable; Data bus inputs are	IDD62	VDD2	1000	μA	6
stable; Maximum 1x self refresh rate	IDD6IN	VDDCA, VDDQ	30		4,6
Deep power-down current: CK = LOW, CK# = HIGH;	IDD81	VDD1	10		7
CKE is LOW; CA bus inputs are stable; Data bus inputs are	IDD82	VDD2	30	μA	7
stable	IDD8IN	VDDCA, VDDQ	30		4, 7

Notes : 1. IDD values are the maximum of the distribution of the arithmetic mean.

- 2. IDD current specifications are tested after the device is properly initialized.
- 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 4. Measured currents are the sum of VDDQ and VDDCA.
- 5. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
- 6. This is the general definition that applies to full-array self refresh.
- 7. IDD6ET and IDD8 are typical values, are sampled only, and are not tested.



## Table 42: IDD Specification and Conditions(X32)

Parameter / Condition		Power Supply	Data Rate	Unit	Notes
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating one bank active-precharge current (SDRAM) :		VDD1	15		
tCK = tCKmin; tRC = tRCmin; CKE is HIGH; CS# is HIGH between valid commands; CA bus inputs are switching;	IDD02	VDD2	50	mA	
Data bus inputs are stable	IDD0in	VDDCA,VDDQ	6		4
Idle power-down standby current: tCK = tCKmin; CKE is LOW;	IDD2P1	VDD1	400		
CS# is HIGH; All banks are idle; CA bus inputs are switching;	IDD2P2	VDD2	500	μA	
Data bus inputs are stable	IDD2P,in	VDDCA,VDDQ	40		4
Idle power-down standby current with clock stop: CK = LOW,	IDD2PS1	VDD1	400		
CK# = HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA	IDD2PS2	VDD2	500	μA	
bus inputs are stable; Data bus inputs are stable	IDD2PS,in	VDDCA,VDDQ	40		4
Idle non-power-down standby current: tCK = tCKmin; CKE is	IDD2N1	VDD1	0.6		
HIGH; CS# is HIGH; All banks are idle; CA bus inputs are	IDD2N2	VDD2	30	mA	
switching; Data bus inputs are stable	IDD2N,in	VDDCA,VDDQ	6		4
Idle non-power-down standby current with clock stopped: CK =	IDD2NS1	VDD1	0.6		
LOW; CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are	IDD2NS2	VDD2	12	mA	
idle; CA bus inputs are stable; Data bus inputs are stable	IDD2NS,in	VDDCA, VDDQ	6		4
Active power-down standby current: tCK = tCKmin; CKE is LOW;	IDD3P1	VDD1	500	μA	
CS# is HIGH; One bank is active; CA bus inputs are switching;	IDD3P2	VDD2	4	mA	
Data bus inputs are stable	IDD3P,in	VDDCA, VDDQ	40	μA	4
Active power-down standby current with clock stop: CK = LOW,	IDD3PS1	VDD1	500	μA	
CK# = HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA	IDD3PS2	VDD2	4	mA	
bus inputs are stable; Data bus inputs are stable	IDD3PS,in	VDDCA, VDDQ	40	μA	4
Active non-power-down standby current: tCK = tCKmin; CKE is	IDD3N1	VDD1	2		
HIGH; CS# is HIGH; One bank is active; CA bus inputs are	IDD3N2	VDD2	35	mA	
switching; Data bus inputs are stable	IDD3N,in	VDDCA, VDDQ	6		4
Active non-power-down standby current with clock stopped :	IDD3NS1	VDD1	2		
CK = LOW, CK# = HIGH CKE is HIGH; CS# is HIGH; One bank	IDD3NS2	VDD2	10	mA	
is active; CA bus inputs are stable; Data bus inputs are stable	IDD3NS,in	VDDCA, VDDQ	6		4



#### Table 43: IDD Specification and Conditions(X32) (continued)

Baramatar / Canditian		Damas Cumplu	Data Rate	l lmit	Natas
Parameter / Condition	Symbol	Power Supply	-25	Unit	Notes
Operating burst READ current: tCK = tCKmin;	IDD4R1	VDD1	5		
CS# is HIGH between valid commands; One bank is active;	IDD4R2	VDD2	150	mA	
BL = 4; RL = RL (MIN); CA bus inputs are switching; 50% data change each burst transfer	IDD4R,in	VDDCA	6		
Operating burst WRITE current: tCK = tCKmin; CS# is HIGH	IDD4W1	VDD1	5		
between valid commands; One bank is active; $BL = 4$ ; $WL = WL$ min: CA bus inputs are switching; $50\%$ data shange aceb	IDD4W2	VDD2	130	mA	
WLmin; CA bus inputs are switching; 50% data change each burst transfer	IDD4W,in	VDDCA, VDDQ	10		4
All-bank REFRESH burst current: tCK = tCKmin; CKE is HIGH	IDD51	VDD1	15		
between valid commands; tRC = tRFCabmin; Burst refresh; CA	IDD52	VDD2	100	mA	
bus inputs are switching; Data bus inputs are stable	IDD5IN	VDDCA, VDDQ	6		4
All-bank REFRESH average current: tCK = tCKmin;	IDD5AB1	VDD1	2		
CKE is HIGH between valid commands; tRC = tREFI;	IDD5AB2	VDD2	25	mA	
CA bus inputs are switching; Data bus inputs are stable	IDD5AB,in	VDDCA, VDDQ	6		4
Per-bank REFRESH average current: tCK = tCKmin;	IDD5PB1	VDD1	2		5
CKE is HIGH between valid commands; tRC = tREFI/8;	IDD5PB2	VDD2	25	mA	5
CA bus inputs are switching; Data bus inputs are stable	IDD5PB,in	VDDCA, VDDQ	6		4, 5
Self refresh current (-25°C to +85°C): CK = LOW, CK# = HIGH;	IDD61	VDD1	500		6
CKE is LOW; CA bus inputs are stable; Data bus inputs are	IDD62	VDD2	1000	μA	6
stable; Maximum 1x self refresh rate	IDD6IN	VDDCA, VDDQ	30		4,6
Deep power-down current: CK = LOW, CK# = HIGH;	IDD81	VDD1	10		7
CKE is LOW; CA bus inputs are stable; Data bus inputs are	IDD82	VDD2	30	μA	7
stable	IDD8IN	VDDCA, VDDQ	30		4, 7

Notes : 1. IDD values are the maximum of the distribution of the arithmetic mean.

- 2. IDD current specifications are tested after the device is properly initialized.
- 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 4. Measured currents are the sum of VDDQ and VDDCA.
- 5. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
- 6. This is the general definition that applies to full-array self refresh.
- 7. IDD6ET and IDD8 are typical values, are sampled only, and are not tested.



#### Table 44: IDD6 Partial-Array Self Refresh Current

VDD2, VDDQ, VDDCA = 1.14-1.30V; VDD1 = 1.70-1.95V

PASR	Symbol	Power Supply	Unit
	VDD1	1200	
Full array	VDD2	2500	
	VDDi	100	
	VDD1	1000	
1/2 array	VDD2	2000	
	VDDi	100	۵
	VDD1	900	μΑ
1/4 array	VDD2	1700	
	VDDi	100	
	VDD1	900	
1/8 array	VDD2	1500	
	VDDi	100	



## AC and DC Operating Conditions

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

#### **Table 45: Recommended DC Operating Conditions**

Sympol	LPDDR2-S4B			Dewer Supply	Unit
Symbol	Min	Тур	Max	Power Supply	Unit
VDD1	1.70	1.80	1.95	Core power 1	V
VDD2	1.14	1.20	1.30	Core power2	V
VDDCA	1.14	1.20	1.30	Input buffer power	V
VDDQ	1.14	1.20	1.30	I/O buffer power	V

Note : 1. VDD1 uses significantly less power than VDD2.

#### Table 46: Input Leakage Current

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input leakage current : For CA, CKE, CS#, CK, CK#;					1
Any input $0V \le VIN \le VDDCA$ ; (All other pins not under test = $0V$ )	IL	-2	2	uA	
VREF supply leakage current : VREFDQ=VDDQ/2, or VREFCA=VDDCA/2;	hore	-1	1	uA	2
(All other pins not under test = 0V)	IVREF				2

Note : 1. Although DM is for input only, the DM leakage must match the DQ and DQS/DQS# output leakage specification.

2. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

#### Table 47: Operating Temperature Range

Parameter/Condition	Symbol	Min	Мах	Unit
IT temperature range	Tcase	-40	+85	°C

Note : 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.

- 2. Some applications require operation in the maximum case temperature range, between 85°C and 105°C. For some LPDDR2 devices, derating may be necessary to operate in this range (see the MR4 Device Temperature (MA[7:0] = 04h) table).
- 3. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor (page 47)). When using the temperature sensor, the actual device case temperature may be higher than the TCASE rating that applies for the operating temperature range. For example, TCASE could be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



## AC and DC Logic Input Measurement Levels for Single-Ended Signals

#### Table 48: Single-Ended AC and DC Input Levels for CA and CS# Inputs

Symbol	Deremeter	LPDDR2-800 to		D LPDDR2-466 LPDDR2-400 to LPDDR2-200			nataa
Symbol	Symbol Parameter		Max	Min	Max	Unit	notes
VIHCA(AC)	AC input logic HIGH	Vref+0.220	Note 2	Vref+0.300	Note 2	V	1,2
VILCA(AC)	AC input logic LOW	note 2	Vref-0.220	note 2	Vref-0.300	V	1,2
VIHCA(DC)	DC input logic HIGH	Vref+0.130	VDDCA	Vref+0.200	VDDCA	V	1
VILCA(DC)	DC input logic LOW	Vssca	Vref-0.130	Vssca	Vref-0.200	V	1
VREFCA(DC)	Reference voltage for CA and CS# inputs	0.49 × VDDCA	0.51 × VDDCA	0.49 × VDDCA	0.51 × VDDCA	V	3, 4

Note : 1. For CA and CS# input-only pins. VREF = VREFCA(DC).

2. See Figure 65.

- 3. The AC peak noise on VREFCA could prevent VREFCA from deviating more than ±1% VDDCA from VREFCA(DC)
- (for reference, approximately ±12mV).
- 4. For reference, approximately VDDCA/2 ±12mV.

#### Table 49: Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	notes
VIHCKE	CKE input HIGH level	0.8 X VDDCA	Note 1	V	1
VILCKE	CKE input LOW level	Note 1	0.2 X VDDCA	V	1

Note : 1. See Figure 65.

#### Table 50: Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter LPDDR2-800 to LPDDR2-466 LPDDR2-400 to LPDDR2-200			Unit	notes		
Symbol	Symbol Parameter –		Max	Min	Мах	Unit	notes
VIHDQ(AC)	AC input logic HIGH	VREF+0.220	Note 2	VREF+0.300	Note 2	V	1,2
VILDQ(AC)	AC input logic LOW	note 2	VREF-0.220	Note 2	VREF-0.300	V	1,2
VIHDQ(DC)	DC input logic HIGH	VREF+0.130	VDDQ	VREF+0.200	VDDQ	V	1
VILDQ(DC)	DC input logic LOW	VSSQ	VREF-0.130	VSSQ	VREF-0.200	V	1
VREFDQ(DC)	Reference voltage for DQ and DM inputs	0.49 X VDDQ	0.51X VDDQ	0.49 X VDDQ	0.51 X VDDQ	V	3, 4

Note : 1. For DQ input-only pins. VREF = VREFDQ(DC).

2. See Figure 65.


3. The AC peak noise on VREFDQ could prevent VREFDQ from deviating more than ±1% VDDQ from VREFDQ(DC) (for reference, approximately ±12mV).

4. For reference, approximately. VDDQ/2 ±12mV.



#### **VREF** Tolerances

The DC tolerance limits and AC noise limits for the reference voltages VREFCA and VREFDQ are illustrated below. This figure shows a valid reference voltageVREF(t) as a function of time.VDD is used in place ofVDDCA forVREFCA, and VDDQ for VREFDQ. VREF(DC) is the linear average ofVREF(t) over a very long period of time (for example, 1 second) and is specified as a fraction of the linear average ofVDDQ orVDDCA, also over a very long period of time (for example, 1 second).This average must meet the MIN/MAX requirements in Table 48. Additionally,VREF(t) can temporarily deviate from VREF(DC) by no more than ±1%VDD. VREF(t) cannot track noise onVDDQ orVDDCA if doing so would forceVREF outside these specifications.



#### Figure 56: VREF DC Tolerance and VREF AC Noise Limits

The voltage levels for setup and hold time measurementsVIH(AC),VIH(DC),VIL(AC), and VIL(DC) are dependent onVREF. VREF DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When VREF is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:

• VREF is maintained between 0.44 xVDDQ (orVDDCA) and 0.56 xVDDQ (orVDDCA), and


• the controller achieves the required single-ended AC and DC input levels from instantaneous VREF (see Table).

System timing and voltage budgets must account forVREF deviations outside this range. The setup/hold specification and derating values must include time and voltage associated withVREF AC noise. Timing and voltage effects due to AC noise onVREF up to the specified limit (±1%VDD) are included in LPDDR2 timings and their associated deratings.



## Input Signal

## Figure 57: LPDDR2-466 to LPDDR2-800 Input Signal




Notes : 1. Numbers reflect typical values.

2. For CA[9:0], CK, CK#, and CS# VDD stands for VDDCA. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.

3. For CA[9:0], CK, CK#, and CS# Vss stands for VsscA. For DQ, DM, DQS, and DQS#, Vss stands for Vssq.



#### Figure 58: LPDDR2-200 to LPDDR2-400 Input Signal




Notes : 1. Numbers reflect typical values.

- 2. For CA[9:0], CK, CK#, and CS# VDD stands for VDDCA. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.
- 3. For CA[9:0], CK, CK#, and CS# Vss stands for VsscA. For DQ, DM, DQS, and DQS#, Vss stands for Vssq.



Figure 59: Differential AC Swing Time and tDVAC



#### Table 51: Differential AC and DC Input Levels

For CK and CK#, VREF = VREFCA(DC)	; For DQS and DQS# VREF = VREFDQ(DC)
-----------------------------------	--------------------------------------

Symbol	Parameter	LPDDR2-800 to	DLPDDR2-466	LPDDR2-400 to LPDDR2-200		Unit	notos
Symbol Parameter		Min	Max	Min	Max	Unit	notes
VIH,diff(AC)	Differential input HIGH AC	$2 \times (VIH(AC) - VREF)$	note1	$2 \times (VIH(AC) - VREF)$	note1	V	2
VIL,diff(AC)	Differential input LOW AC	note 1	$2 \times (VIH(AC) - VREF)$	note 1	$2 \times (VREF - VIL(AC))$	V	2
VIH,diff(DC)	Differential input HIGH	$2 \times (VIH(DC) - VREF)$	note 1	$2 \times (VIH(DC) - VREF)$	note 1	V	3
VIL,diff(DC)	Differential input LOW	note1	$2 \times (VREF - VIL(DC))$	note1	$2 \times (VREF - VIL(DC))$	V	3

- Notes : 1. These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# must be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals and must comply with the specified limitations for overshoot and undershoot (see Figure 65).
  - 2. For CK and CK#, use VIH/VIL(AC) of CA and VREFCA; for DQS and DQS#, use VIH/VIL(AC) of DQ and VREFDQ. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
  - 3. Used to define a differential signal slew rate.



Table 52: CK/CK# and DQS/DQS# Time Re	auirements Refore Ring	back(DVAC)
		Dack (IDVAC)

Slow Pate (V/no)	tDVAC(ps) at VIH/VILdiff(AC) = 440mV	tDVAC(ps) at VIH/VILdiff(AC) = 600mV
Slew Rate (V/ns)	Min	Min
>4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
<1.0	150	0


#### **Single-Ended Requirements for Differential Signals**

Each individual component of a differential signal (CK, CK#, DQS, and DQS#) must also comply with certain requirements for singleended signals.

CK and CK# must meetVSEH(AC)min/VSEL(AC)max in every half cycle. DQS, DQS# must meet VSEH(AC)min/VSEL(AC)max in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

## Figure 60: Single-Ended Requirements for Differential Signals





Note that while CA and DQ signal requirements are referenced toVREF, the single-ended components of differential signals also have a requirement with respect to VDDQ/2 for DQS, andVDDCA/2 for CK.

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach VSEL(AC)max orVSEH(AC)min has no bearing on timing. This requirement does, however, add a restriction on the common mode characteristics of these signals (see Table 48) for CK/CK# single-ended requirements, and Table 48 for DQ and DQM single-ended requirements).

#### Table 53: Single-Ended Levels for CK, CK#, DQS, DQS#

Symbol	Parameter	LPDDR2-800 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Unit	nataa
Symbol	Farameter	Min	Max	Min Max		Unit	notes
	Single-ended HIGH level	(Vddq/2)+0.220	note1	(Vddq/2)+0.300	note1	V	2,3
	for strobes	(VDDQ/2)+0.220	noter	(VDDQ/2)+0.300	noter	v	2,3
VSEH(AC)	Single-ended HIGH level	(1/222)	note1	(Vddca/2)+0.300	note1	V	2,3
	for CK, CK#	(Vddca/2)+0.220	noter	(VDDCA/Z)+0.300	noter	v	2,3
	Single-ended LOW level	note1	(\/ppo/2) 0 220	note1		V	2,3
	for strobes	noter	(Vddq/2)-0.220	note i	(Vddq/2)+0.300	v	2,3
VSEL(AC)	Single-ended LOW level	note1	()/ppca/2) 0 220	note1	(1/222)	V	2.2
	for CK, CK#	noter	(Vddca/2)-0.220	note i	(Vddca/2)+0.300	v	2,3

Notes : 1. These values are not defined, however, the single-ended signals CK, CK#, DQS0, DQS#0, DQS1, DQS#1, DQS2, DQS#2, DQS3, DQS#3 must be within the respective limits(VIH(DC)max/ VIL(DC)min) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (see Figure 65).

2. For CK and CK#, use VSEH/VSEL(AC) of CA; for strobes (DQS[3:0] and DQS#[3:0]), use VIH/VIL(AC) of DQ.

3. VIH(AC) and VIL(AC) for DQ are based on VREFDQ; VSEH(AC) and VSEL(AC) for CA are based on VREFCA. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.




### **Differential Input Crosspoint Voltage**

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK#, DQS, and DQS#) must meet the specifications in Table 53.

The differential input crosspoint voltage (VIX) is measured from the actual crosspoint of the true signal and its and complement to the midlevel between VDD and VSS.

#### Figure 61: Vix Definition



#### Table 54: Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)

Symbol Parameter		LPDDR2-800 to	l Init	notoo	
Symbol	Parameter	Min Max		Unit	notes
Vixca(ac)	Differential input cross point voltage relative to VDDCA/2 for CK and CK#	-120	120	mV	1,2
VIXDQ(AC)	Differential input cross point voltage relative to Vppq/2 for DQS and DQ#	-120	120	mV	1,2

Notes : 1. The typical value of VIX(AC) is expected to be about 0.5 × VDD of the transmitting device, and it is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross.

2. For CK and CK#, VREF = VREFCA(DC). For DQS and DQS#, VREF = VREFDQ(DC).




## **Input Slew Rate**

#### Table 55: Differential Input Slew Rate Definition

	Meas	sured	
Description	From	То	Defined by
Differential input slew rate for rising edge	Ma		
(CK/CK# and DQS/DQS#)	VIL,diff,max	max VIH,diff,min	[VIH,diff,min – VIL,diff,max] / $\Delta TR$ diff
Differential input slew rate for falling edge		Mu	
(CK/CK# and DQS/DQS#)	VIH,diff,min	VIL,diff,max	[VIH,diff,min – VIL,diff,max] / $\Delta TF$ diff

Note : 1. The differential signals (CK/CK# and DQS/DQS#) must be linear between these thresholds.

## Figure 62: Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#



# **Output Characteristics and Operating Conditions**

Symbol	Parameter		Value	Unit	Notes
Voh(AC)	AC output HIGH measurement level(for output slew	rate)	VREF+0.12	V	
Vol(AC)	AC output LOW measurement level(for output slew	rate)	VREF-0.12	V	
Voh(dc)	DC output HIGH measurement level(for I-V curve line	earity)	0.9 x VDDQ	V	1
Vol(DC)	DC output LOW measurement level(for I-V curve line	earity)	0.1 x VDDQ	V	2
lan	Output leakage current (DQ, DM, DQS, DQS#); DQ,IDQS, DQS# are disabled; 0V ≤ VOUT ≤ VDDQN		-5	uA	
loz			+5	uA	
MMaund	MMpupd Delta output impedance between pull-up and pull-down		-15	%	
ινιινιρυρα			+15	%	

Notes : 1. IOH = -0.1mA

2. IOL = 0.1 mA



#### Table 57: Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit
VOHdiff(AC)	AC differential output HIGH measurement level(for output SR)	+0.2 x Vddq	V
VOLdiff(AC)	AC differential output LOW measurement level(for output SR)	-0.2 x Vddq	V

#### Single-Ended Output Slew Rate


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single-ended signals.

#### Table 58: Single-Ended Output Slew Rate Definition

Description	Meas	sured	Defined by
Description	From	То	Defined by
Single-ended output slew rate for rising edge	Vol(AC)	Voh(AC)	$[VOH(AC) - VOL(AC)] / \Delta TRSE$
Single-ended output slew rate for falling edge	Voh(ac)	Vol(AC)	$[VOH(AC) - VOL(AC)] / \Delta TFSE$

Note : 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

#### Figure 63: Single-Ended Output Slew Rate Definition



#### Table 59: Single-Ended Output Slew Rate

Notes 1–5 apply to all parameters conditions

Perometer	Symphol	Val	lue	Unit	
Parameter	Symbol	Min	Max	Unit	
single-ended output slew rate(output impedance= $40\Omega\pm30\%$ )	SRQse	1.5	3.5	V/ns	
single-ended output slew rate(output impedance= $60\Omega\pm30\%$ )	SRQse	1.0	2.5	V/ns	
Output slew-rate-matching ratio(pull-up to pull-down		0.7	1.4	-	

Notes : 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.

2. Measured with output reference load.



- 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 4. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

## **Differential Output Slew Rate**


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between VOL,diff(A and VOH,diff(AC) for differential signals.

#### **Table 60: Differential Output Slew Rate Definition**

<b>•</b> • • • •	Measured		
Description	From	То	Defined by
Differential output slew rate for rising edge	Vol.,diff(AC)	Voh,diff(AC)	[VOH, diff(AC) – VOL, diff(AC)] / $\Delta TR$ diff
Differential output slew rate for falling edge	Voh,diff(AC)	VoL,diff(AC)	[VOH, diff(AC) – VOL, diff(AC)] / $\Delta TF$ diff

Note : 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

#### Figure 64: Differential Output Slew Rate Definition



#### Table 61: Differential Output Slew Rate

Parameter	Symbol	Va	Unit		
Farameter	Symbol	Min	Мах	Unit	
Differential output slew rate(output impedance=40Ω±30%)	SRQdiff	3.0	7.0	V/ns	



#### Table 62: Differential Output Slew Rate (Continued)

Parameter	Symbol	Va	Unit		
	Cymbol	Min	Max	Onic	
Differential output slew rate(output impedance= $60\Omega \pm 30\%$ )	SRQdiff	2.0	5.0	V/ns	

Notes : 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.

- 2. Measured with output reference load.
- 3. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

#### Table 63: AC Overshoot/Undershoot Specification


Applies for CA[9:0], CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM

Parameter	800	667	533	400	333	Unit
Maximum peak amplitude provided for overshoot area	0.35	0.35	0.35	0.35	0.35	V
Maximum peak amplitude provided for undershoot area	0.35	0.35	0.35	0.35	0.35	V
Maximum area above VDD	0.20	0.24	0.30	0.40	0.48	V/ns
Maximum area below Vss	0.20	0.24	0.30	0.40	0.48	V/ns

Notes : 1. VDD stands for VDDCA for CA[9:0], CK, CK#, CS#, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and DQS#.

2. Vss stands for VsscA for CA[9:0], CK, CK#, CS#, and CKE. Vss stands for VssQ for DQ, DM, DQS, and DQS#.

#### Figure 65: Overshoot and Undershoot Definition



Notes : 1. VDD stands for VDDCA for CA[9:0], CK, CK#, CS#, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and DQS#.


2. Vss stands for VsscA for CA[9:0], CK, CK#, CS#, and CKE. Vss stands for VssQ for DQ, DM, DQS, and DQS#.



#### HSUL\_12 Driver Output Timing Reference Load

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

Figure 66: HSUL\_12 Driver Output Reference Load for Timing and Slew Rate



Note : 1. All output timing parameter values (tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

#### **Output Driver Impedance**

Output driver impedance is selected by a mode register during initialization. To achieve tighter tolerances, ZQ calibration is required. Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

$$RONPU = \frac{VDDQ - VOUT}{ABS(IOUT)}$$


When RONPD is turned off.

RONPD = 
$$\frac{VOUT}{ABS(IOUT)}$$

When RONPU is turned off.



## Figure 67: Output Driver



#### **Output Driver Impedance Characteristics with ZQ Calibration**

Output driver impedance is defined by the value of the external reference resistor RZQ. Typical RZQ is 240 ohms.

#### Table 67: Output Driver DC Electrical Characteristics with ZQ Calibration

Notes 1–4 apply to all parameters and conditions

Ronnom	Resistor	Vout	Min	Тур	Max	Unit	notes
24.20	Ron34pd	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/7	
34.3Ω	Ron34pu	0.5 × Vddq	0.85	1.00	1.15	Rzq/7	
40.0Ω	RON40PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/6	
40.002	RON40PU	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/6	
49.00	Ron48PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/5	
48.0Ω	Ron48pu	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/5	
60.0Ω	RON60PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/4	
00.002	RON60PU	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/4	
80.0Ω	RON80PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/3	
80.002	RON80PU	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/3	
120.00	RON120PD	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/2	
120.0Ω	RON120PU	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	Rzq/2	
Mismatch between pull-up and pull-down	MMpupd		-15.00		+15.00	%	5

Notes : 1. Applies across entire operating temperature range after calibration.

2. RZQ=240Ω

3. The tolerance limits are specified after calibration, with fixed voltage and temperature.

4. For behavior of the tolerance limits if temperature or voltage changes after calibration.

- 5. Pull-down and pull-up output driver impedances should be calibrated at 0.5 x VDDQ.
- 6. Measurement definition for mismatch between pull-up and pull-down, MMPUPD:

Measure RONPU and RONPD, both at 0.5 × VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RON, nom} \times 100$$

For example, with MMPUPD (MAX) = 15% and RONPD = 0.85, RONPU must be less than 1.0.



#### **Output Driver Temperature and Voltage Sensitivity**

If temperature and/or voltage change after calibration, the tolerance limits widen.

#### Table 68: Output Driver Sensitivity Definition

Resistor	νουτ	Min	Мах	Unit
Ronpd				0/
Ronpu	0.5 × Vddq	85-(dRondT· ΔT )-(dRondV· ΔV )	115-(dRondT· ΔT )-(dRondV· ΔV )	%

Notes : 1.  $\Delta T = T - T$  (at calibration).  $\Delta V = V - V$  (at calibration).

2. dRowdT and dRowdV are not subject to production testing; they are verified by design and characterization.

#### Table 69: Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Vout	Min	Max	Unit
Ronpd	Ron temperature sensitivity	0.5 × Vddq	0.00	0.75	%/°C
Ronpu	Ron voltage sensitivity	0.5 × Vddq	0.00	0.20	%/mV

## **Output Impedance Characteristics Without ZQ Calibration**

Output driver impedance is defined by design and characterization as the default setting.

#### Table 70: Output Driver DC Electrical Characteristics Without ZQ Calibration

Ronnom	Resistor	Vоит	Min	Тур	Max	Unit
34.3Ω	Ron34pd	0.5 × Vddq	0.70	1.00	1.30	Rzq/7
34.312	Ron34pu	0.5 × Vddq	0.70	1.00	1.30	Rzq/7
40.0Ω	Ron40PD	0.5 × Vddq	0.70	1.00	1.30	Rzq/6
40.012	Ron40PU	0.5 × Vddq	0.70	1.00	1.30	Rzq/6
48.0Ω	Ron48PD	0.5 × Vddq	0.70	1.00	1.30	Rzq/5
40.012	Ron48PU	0.5 × Vddq	0.70	1.00	1.30	Rzq/5
60.0Ω	Ron60PD	0.5 × Vddq	0.70	1.00	1.30	Rzq/4
60.022	Ron60PU	0.5 × Vddq	0.70	1.00	1.30	Rzq/4
80.00	Ron80PD	0.5 × Vddq	0.70	1.00	1.30	Rzq/3
80.0Ω	Ron80PU	0.5 × Vddq	0.70	1.00	1.30	Rzq/3
120.0Ω	RON120PD	0.5 × Vddq	0.70	1.00	1.30	Rzq/2
120.012	RON120PU	0.5 × Vddq	0.70	1.00	1.30	Rzq/2

Notes : 1. Applies across entire operating temperature range without calibration.

2. Rzq=240Ω




#### Table 71: I-V Curves

	Ron=240Ω(Rza)								
		Pull-l	Down			Pul	I-Up		
Voltage		Current(mA)	/ Ron(ohms)		Current(mA) / Ron(ohr			nms)	
		t Value QRESET	With Ca	libration		t Value QRESET	With Ca	libration	
	Min(mA)	Max(mA)	Min(mA)	Max(mA)	Min(mA)	Max(mA)	Min(mA)	Max(mA)	
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26	
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53	
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78	
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04	
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29	
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53	
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79	
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03	
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26	
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49	
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72	
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94	
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15	
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36	
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55	
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74	
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91	
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05	
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23	
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33	
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44	
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52	
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59	
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65	




#### Figure 68 : Output Impedance = 240 Ohms, I-V Curves After ZQRESET





## Figure 69: Output Impedance = 240 Ohms, I-V Curves After Calibration





# **Clock Specification**

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

## Table 72: Definitions and Calculations

Symbol	Description	Calculation	Notes
tCK(avg) and nCK	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge. Unit tCK(avg) represents the actual clock average tCK (avg) of the input clock under operation. Unit nCK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge. tCK (avg) can change no more than ±1% within a 100clock cycle window, provided that all jitter and timing specifications are met.	tCK(avg)= (∑ tCKj) / N <sub>j=1</sub> Where N = 200	
tCK(abs)	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		1
tCH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	tCH(avg)= $(\sum_{j=1}^{N} tCHj) / (N \times tCK(avg))$ Where N = 200	
tJIT(per)	The single-period jitter defined as the largest deviation of any signal tCK from tCK(avg).	tCL(avg)= $(\sum_{j=1}^{N} tCLj) / (N \times tCK(avg))$ Where N = 200	
tJIT(per), act	The actual clock jitter for a given system.	tJIT(per) = min/max of (tCKi – tCK(avg)) Where i = 1 to 200	
tJIT(per), allowed	The specified clock period jitter allowance.		
tJIT(CC)	The absolute difference in clock periods between two conse- cutive clock cycles. tJIT(cc) defines the cycle-to-cycle jitter.	tJIT(cc) = max of (tCKi+1 - tCKi)	1
tERR(nper)	The cumulative error across n multiple consecutive cycles from tCK(avg).	tERR(nper)= (∑tCKj) - (N x tCK(avg)) <sub>j=i</sub>	1
tERR(nper), act	The actual cumulative error over n cycles for a given system.		
tERR(nper), allowed	The specified cumulative error allowance over n cycles.		
tERR(nper), min	The minimum tERR(nper).	tERR(nper),min = (1 + 0.68LN(n)) × tJIT(per),min	2



#### Table 73: Definitions and Calculations (Continued)

Symbol	description	Calculation	Notes
tERR(nper), max	The maximum tERR(nper).	tERR(nper),max = (1 + 0.68LN(n)) × tJIT(per),max	2
tJIT(duty)	Defined with absolute and average specifications for tCH and tCL, respectively.	tJIT(duty),min = MIN((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) × tCK(avg) tJIT(duty),max = MAX((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) × tCK(avg)	

Notes : 1. Not subject to production testing.

2. Using these equations, tERR(nper) tables can be generated for each tJIT(per),act value.

## tCK(abs), tCH(abs), and tCL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

#### Table 74: tCK(abs), tCH(abs), and tCL(abs) Definitions

Parameter	Symbol	Minimum	Unit
Absolute clock period	tCK(abs)	tCK(avg),min + tJIT(per),min	ps
Absolute clock HIGH pulse width	tCH(abs)	tCH(avg),min + tJIT(duty),min2/tCK(avg)min	tCK(avg)
Absolute clock LOW width	tCL(abs)	tCL(avg),min + tJIT(duty),min2/tCK(avg)min	tCK(avg)

Notes : 1. tCK(avg), min is expressed in ps for this table.

2. tJIT(duty),min is a negative value.

#### **Clock Period Jitter**

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the ACTiming section. Calculating cycle time derating and clock cycle derating are also described.

## **Clock Period Jitter Effects on Core Timing Parameters**

Core timing parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles.Within the specification limits, the device is characterized and verified to support t*n*PARAM = RU[tPARAM/tCK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks or tCK(avg), may need to be increased based on the values for each core timing parameter.

## **Cycle Time Derating for Core Timing Parameters**

For a given number of clocks (tnPARAM), when tCK(avg) and tERR(tnPARAM), act exceed tERR(tnPARAM), allowed, cycle time derating may be required for core timing parameters.

 $CycleTimeDerating = max \left[ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{nPARAM}} - t_{CK}(avg) \right], 0 \right]$ 



Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

## **Clock Cycle Derating for Core Timing Parameters**

For each core timing parameter and a given number of clocks (t*nPARAM*), *clock cycle* derating should be specified with tJIT(per). For a given number of clocks (t*nPARAM*), *when tCK(avg) plus (tERR(tnPARAM),act) exceed* the supported cumulative tERR (t*nPARAM*), *allowed, derating is required. If the* equation below results in a positive value for a core timing parameter (tCORE), the required clock cycle derating will be that positive value (in clocks).

 $ClockCycleDerating = RU\left\{\frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{CK}(avg)}\right\} - t_{nPARAM}$ 

Cycle-time derating analysis should be conducted for each core timing parameter.

#### **Clock Jitter Effects on Command/Address Timing Parameters**

Command/address timing parameters (tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb) are measured from a command / address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK/CK#) crossing.

The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

# Clock Jitter Effects on READ Timing Parameters

## tRPRE

When the device is operated with input clock jitter, tRPRE must be derated by the tJIT(per),act,max of the input clock that exceeds tJIT(per),allowed,max. Output deratings are relative to the input clock :

$$^{t}$$
RPRE(min,derated) = 0.9 -  $\left(\frac{^{t}$ JIT(per),act,max -  $^{t}$ JIT(per),allowed,max}{^{t}CK(avg)}\right)

#### For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500ps, tJIT(per), act, min = -172ps, and tJIT(per), act, max= +193ps, then tRPRE, min, derated =0.9 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg) = 0.9 - (193 - 100)/2500 = 0.8628 tCK(avg).

#### tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DM*n* or DQ*m*, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by tJIT(per). **tQSH**, **tQSL** 

These parameters are affected by duty cycle jitter, represented by tCH(abs)min and tCL(abs)min. These parameters determine the absolute data valid window at the device pin. The absolute minimum data valid window at the device

pin = min [(tQSH(abs)min × tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min × tCK(avg)min - tDQSQmax -tQHSmax)]. This minimum data valid window must be met at the target frequency regardless of clock jitter.

#### tRPST

tRPST is affected by duty cycle jitter, represented by tCL(abs). Therefore, tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min.



#### Clock Jitter Effects on WRITE Timing Parameters

#### tDS, tDH

These parameters are measured from a data signal (DM*n* or DQ*m*, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQS*n*, DQS*n*#: n = 0, 1, 2, 3) crossing. The specification values are not affected by the amount of tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### tDSS, tDSH

These parameters are measured from a data strobe signal crossing (DQSx, DQSx#) to its clock signal crossing (CK/CK#).

The specification values are not affected by the amount of tJIT(per)) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### tDQSS

tDQSS is measured from the clock signal crossing (CK/CK#) to the first latching data strobe signal crossing (DQS*x*, DQS*x*#). When the device is operated with input clock jitter, this parameter must be derated by the actual tJIT(per),act of the input clock in excess of tJIT(per),allowed.

$$\label{eq:tdots} \begin{split} {}^{t} DQSS(min,derated) &= 0.75 - \left[ \underbrace{{}^{t} JIT(per),act,min - {}^{t} JIT(per),allowed,min}{{}^{t} CK(avg)} \right] \\ {}^{t} DQSS(max,derated) &= 1.25 - \left[ \underbrace{{}^{t} JIT(per),act,max - {}^{t} JIT(per),allowed,max}{{}^{t} CK(avg)} \right] \end{split}$$

For example,

if the measured jitter into an LPDDR2-800 device has tCK(avg)=2500ps, tJIT(per), act, min=-172ps, and tJIT(per), act, max=+193ps, then : tDQSS,(min, derated)=0.75 - (tJIT(per), act, min - tJIT(per), allowed, min)/tCK(avg)=0.75 - (-172 + 100)/2500=0.7788 tCK(avg), and tDQSS,(max, derated)=1.25 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg)=1.25 - (193 - 100)/2500=1.2128 tCK(avg).

## **Refresh Requirements**

Parameter		Symbol	64Mb	128Mb	256Mb	512Mb	1Gb	2Gb	4Gb	8Gb	Unit
Number of bank	s		4	4	4	4	8	8	8	8	
Refreshwindow:TCA	SE≤85°	tREFW	32	32	32	32	32	32	32	32	ms
Refresh windov 85°C <tcase≤10< td=""><td></td><td>tREFW</td><td>8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>8</td><td>ms</td></tcase≤10<>		tREFW	8	8	8	8	8	8	8	8	ms
Required numbe REFRESH command		R	2048	2048	4096	4096	4096	8192	8192	8192	
Average time between	REFab	tREFI	15.6	15.6	7.8	7.8	7.8	3.9	3.9	3.9	us
REFRESH commands (for reference only) TCASE ≤ 85°C	REFpb	tREFIpb	(REFpb	o not supp	orted belc	w 1Gb)	0.9750	0.4875	0.4875	0.4875	us
Refresh cycle tir	ne	tRFCab	90	90	90	90	130	130	130	210	ns
Per-bank REFRESH c	ycle time	tRFCpb		n	а		60	60	60	90	ns
Burst REFRESH wi = 4 × 8 × tRFCa		tREFBW	2.88	2.88	2.88	2.88	4.16	4.16	4.16	6.72	us



#### Table 77: AC Timing

Notes 1–2 apply to all parameters and conditions.

Demonster	O. maked	Min	tCK		C	Data Ra	te		11-14	Natas
Parameter	Symbol	/ Max	Min	800	667	533	400	333	Unit	Notes
Maximum frequency		-	-	400	333	266	200	166	MHz	
Clock timing				-						
Average clock period	tCK (ava)	MIN	-	2.5	3	3.75	5	6	ns	
Average clock period	tCK (avg)	avg) MAX	-	-	-	-	-	-		
Average HIGH pulse width	tCH (avg)	MIN	-	0.45	0.45	0.45	0.45	0.45	tCK	
Average mon pulse width	icri (avg)	MAX	-	0.55	0.55	0.55	0.55	0.55	(avg)	
Average LOW pulse width	tCL (avg)	MIN	-	0.45	0.45	0.45	0.45	0.45	tCK	
	ICL (avg)	MAX	-	0.55	0.55	0.55	0.55	0.55	(avg)	
Absolute clock period	tCK (abs)	MIN	-	tC	K(avg)	min ± J	IT(per)n	nin	ps	
Absolute clock	tCH (abs)	MIN	-	0.43	0.43	0.43	0.43	0.43	tCK	
HIGH pulse width	iciri (abs)	MAX	-	0.57	0.57	0.57	0.57	0.57	(avg)	
Absolute clock	tCL (abs)	MIN	-	0.43	0.43	0.43	0.43	0.43	tCK	
LOW pulse width	ICL (abs)	MAX	-	0.57	0.57	0.57	0.57	0.57	(avg)	
Clock period jitter	tJIT(per),	MIN	-	-100	-110	-120	-140	-150		
(with supported jitter)	allowed	MAX	-	100	110	120	140	150	ps	
Maximum clock jitter between two consecutive clock cycles (with supported jitter)	tJIT(cc), allowed	MAX	-	200	220	240	280	300	ps	
Duty cycle jitter	JIT(duty),	MIN	-		MIN ((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) × tCK(avg)					
(with supported jitter)	allowed	MAX	-		•		•	g), max), × tCK(avg)		
Cumulative errors	ERR(2per),	MIN	-	-147	-162	-177	-206	-221		
across 2cycles	allowed	MAX	-	147	162	177	206	221	_ ps	
Cumulative errors	ERR(3per),	MIN	-	-175	-192	-210	-245	-262		
across 3cycles	allowed	MAX	-	175	192	210	245	262	_ ps	
Cumulative errors	ERR(4per),	MIN	-	-194	-214	-233	-272	-291		
across 4cycles	allowed	MAX	-	194	214	233	272	291	_ ps	
Cumulative errors	ERR(5per),	MIN	-	-209	-230	-251	-293	-314		
across 5cycles	allowed	MAX	-	209	230	251	293	314	ps	
Cumulative errors	ERR(6per),	MIN	-	-222	-244	-266	-311	-333		
across 6cycles	allowed	MAX	-	222	244	266	311	333	_ ps	
Cumulative errors	ERR(7per),	MIN	-	-232	-256	-279	-325	-348		
across 7cycles	allowed	MAX	-	232	256	279	325	348	ps	



## Table 77: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

2		Min	tCK		D	ata Rat	e			
Parameter	Symbol	/Max	Min	800	667	533	400	333	Unit	Notes
Cumulative errors	tERR(8per)	MIN	-	-241	-266	-290	-338	-362		
across 8 cycles	allowed	MAX	-	241	266	290	338	362	ps	
Cumulative errors	tERR(9per)	MIN	-	-249	-274	-299	-349	-374		
across 9 cycles	allowed	MAX	-	249	274	299	349	374	- ps	
Cumulative errors	tERR(10per)	MIN	-	-257	-282	-308	-359	-385		
across 10 cycles	allowed	MAX	-	257	282	308	359	385	ps	
Cumulative errors	tERR(11per)	MIN	-	-263	-289	-316	-368	-395	n	
across 11 cycles	allowed	MAX	-	263	289	316	368	395	_ ps	
Cumulative errors	tERR(12per)	MIN	-	-269	-296	-323	-377	-403	ne	
across 12 cycles	allowed	MAX	-	269	296	323	377	403	_ ps	
Cumulative errors across n =	tERR(nper)		-	tE = (1 + 0.6	•••	er), allo × tJIT(p			ps	
13,14,15,, 49, 50 cycles	allowed	MAX	MAX - tERR(nper), allowed, max = (1 + 0.68ln(n)) × tJIT(per), allowed, max							
ZQ Calibration Parameters										
Initialization calibration time	tZQINIT	MIN	-	1	1	1	1	1	us	
Long calibration time	tZQCL	MIN	6	360	360	360	360	360	ns	
Short calibration time	tZQCS	MIN	6	90	90	90	90	90	ns	
Calibration RESET time	tZQRESET	MIN	3	50	50	50	50	50	ns	
READ Parameter										
DQS output access	tDQSCK	MIN	-	2500	2500	2500	2500	2500	ps	
Time from CK/CK#	IDQUER	MAX	-	5500	5500	5500	5500	5500	μs	
DQSCK delta short	tDQSCKDS	MAX	-	450	540	670	900	1080	ps	4
DQSCK delta medium	tDQSCKDM	MAX	-	900	1050	1350	1800	1900	ps	5
DQSCK delta long	tDQSCKDL	MAX	-	1200	1400	1800	2400	-	ps	6
DQS-DQ skew	tDQSQ	MAX	-	240	280	340	400	500	ps	
Data-hold skew factor	tQHS	MAX	-	280	340	400	480	600	ps	
DQS output HIGH pulse width	tQSH	MIN	-	tCH(abs) - 0.05					tCK (avg)	
DQS output LOW pulse width	tQSL	MIN	-	tCL(abs) - 0.05					tCK (avg)	
DATA half period	tQHP	MIN	-	MIN (tQSH, tQSL)					tCK (avg)	
DQ/DQS output hold time from DQS	tQH	MIN	-		tQI	HP - tQI	HS		ps	



## Table 78: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

<b>–</b> ,		Min	tCK							
Parameter	Symbol	/ Max	Min	800	667	533	400	333	Unit	Notes
	tRPRE	MIN		0.0	0.0	0.9	0.9	0.0	tCK	
READ preamble	IRPRE	IVIIIN	-	0.9	0.9	0.9	0.9	0.9	(avg)	
READ postamble	tRPST	MIN	-		+CI	_(abs) -	0.05		tCK	
			_			. ,			(avg)	
DQS Low-Z from clock	tLZ(DQS)	MIN	-			CK (MIN	,		ps	
DQ Low-Z from clock	tLZ(DQ)	MIN	-	tDQS		, ,	× tQHS	. ,,	ps	
DQS High-Z from clock	tHZ(DQS)	MAX	-				X) - 100		ps	
DQ High-Z from clock	tHZ(DQ)	MAX	-	tDQSC	K(MAX)	+ (1.4	× tDQS	Q(MAX))	ps	
WRITE Parameter	i		i				i	i		-
DQ and DM input hold time(VREF=based)	tDH	MIN	-	270	350	430	480	600	ps	
DQ and DM input setup time(VREF=based)	tDS	MIN		270	350	430	480	600	ps	
DQ and DM input pulse width	tDIPW	MIN		0.35	0.35	0.35	0.35	0.35	tCK (avg)	
Write command to first		MIN		0.75	0.75	0.75	0.75	0.75	tCK	
DQS latching transition	tDQSS	МАХ		1.25	1.25	1.25	1.25	1.25	(avg)	
DQS input high-level width	tDQSH	MIN	-	0.4	0.4	0.4	0.4	0.4	tCK (avg)	
DQS input low-level width	tDQSL	MIN	-	0.4	0.4	0.4	0.4	0.4	tCK (avg)	
DQS falling edge to CK setup time	tDSS	MIN	-	0.2	0.2	0.2	0.2	0.2	tCK (avg)	
DQS falling edge hold time from CK	tDSH	MIN	-	0.2	0.2	0.2	0.2	0.2	tCK (avg)	
Write postamble	tWPST	MIN	-	0.4	0.4	0.4	0.4	0.4	tCK (avg)	
Write preamble	tWPRE	MIN	-	0.35	0.35	0.35	0.35	0.35	tCK (avg)	
CKE Input Parameters		-		•		-			•	
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	MIN	3	3	3	3	3	3	tCK (avg)	
CKE input setup time	tISCKE	MIN	-	0.25	0.25	0.25	0.25	0.25	tCK (avg)	9
CKE input hold time	tIHCKE	MIN	-	0.25	0.25	0.25	0.25	0.25	tCK (avg)	10



## Table 79: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

Deneration	0	Min	tCK	Data Rate						Neter
Parameter	Symbol	/ Max	Min	800	667	533	400	333	Unit	Notes
Command Address Input Paran	neter									
Address and control input setup time	tIS	MIN	-	290	370	460	600	740	ps	11
Address and control input hold time	tlH	MIN	-	290	370	460	600	740	ps	11
Address and control input pulse width	tIPW	MIN	-	0.40	0.40	0.40	0.40	0.40	tCK (avg)	
Boot Parameters(10MHz-55MHz	z)									
Clock cycle time	tCKb	MAX	-	-	-	-	-	-	ns	
Clock cycle time	lond	MIN		18	18	18	18	18	115	
CKE input setup time	tISCKEb	MIN	-	2.5	2.5	2.5	2.5	2.5	ns	
CKE input hold time	tIHCKEb	MIN	-	2.5	2.5	2.5	2.5	2.5	ns	
Address and control input setup time	tlSb	MIN	-	1150	1150	1150	1150	1150	ps	
Address and control input hold time	tlHb	MIN	-	1150	1150	1150	1150	1150	ps	
DQS output data		MIN	-	2.0	2.0	2.0	2.0	2.0		
Access time from CK/CK#	tDQSCKb	MAX	-	10.0	10.0	10.0	10.0	10.0	ns	
Data strobe edge to output data edge	tDQSQb	MIN	-	1.2	1.2	1.2	1.2	1.2	ns	
Data hold skew factor	tQHSb	MIN	-	1.2	1.2	1.2	1.2	1.2	ns	
Mode Register Parameter					-					
MODE REGISTER WIRTE command period	tMRW	MIN	3	3	3	3	3	3	tCK (avg)	
MODE REGISTER READ command period	tMRR	MIN	2	2	2	2	2	2	tCK (avg)	
Core Parameter										
READ latency	RL	MIN	3	6	5	4	3	3	tCK	
WRITE latency	WL	MIN	1	3	2	2	1	1	(avg) tCK (avg)	
ACTIVATE-to-ACTIVATE command period	tRC	MIN	-	tRAS + tRPab (with all-bank precharge), tRAS + tRPpb (with per-bank precharge)				ns	17	
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	tCKESR	MIN	3	15	15	15	15	15	ns	
SELF REFRESH exit to next valid command delay	tXSR	MIN	2		tl	RFCab ·	+ 10		ns	



## Table 80: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

Demonster	Cumpleal	Min	tCK				Natas			
Parameter	Symbol	/ Max	Min	800	667	533	400	333	Unit	Notes
Exit power-down to next valid	tXP	MIN	2	7.5	7.5	7.5	7.5	7.5	ns	
LPDDR2-S4 CAS-to-CAS delay	tCCD	MIN	-	2	2	2	2	2	tCK (avg)	
Internal READ to PRECHARGE	tRTP	MIN	2	7.5	7.5	7.5	7.5	7.5	ns	
		Fast	3	15	15	15	15	15	ns	
RAS-to-CAS delay	tRCD	Тур	3	18	18	18	18	18		
Row precharge time	tRPpb	Fast	3	15	15	15	15	15	ns	
(single bank)	uti po	Тур	3	18	18	18	18	18		
Row precharge time	tRPpab	Fast	3	18	18	18	18	18	ns	
(all banks)	8-bank	Тур	3	21	21	21	21	21		
Row active time	tRAS	MIN	3	42	42	42	42	42	ns	
		MAX	-	70	70	70	70	70	us	
WRITE recovery time	tWR	MIN	3	15	15	15	15	15	ns	
Internal WT-to-RD command delay	tWTR	MIN	2	7.5	7.5	7.5	10	10	ns	
Active bank a to active bank b	tRRD	MIN	2	10	10	10	10	10	ns	
Four-bank activate window	tFAW	MIN	8	50	50	50	50	60	ns	
Minimum deep power-down time	tDPD	MIN	-	500	500	500	500	500	us	
Temperature Derating										
tDQSCK derating	tDQSCK (derating)	MAX	-	6000	6000	6000	6000	6000	ps	



## Table 81: AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions.

AC timing parameters must satisfy the tCK minimum conditions(in multiples of tCK) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min	tCK	Unit	Notes							
Farameter	Symbol	/ Max	Min	800	667	533	400	333		Notes		
	tRCD (derated)	MIN	-		tRCD + 1.875							
	tRC (derated)	MIN	-		tRC + 1.875							
Core timing Temperature derating	tRAS (derated)	MIN	-		tRAS + 1.875							
sorating	tRP (derated)	MIN	-		tRP + 1.875							
	tRRD (derated)	MIN	-		ns							


Notes : 1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.

- 2. All AC timings assume an input slew rate of 1 V/ns.
- 3. READ, WRITE, and input setup and hold values are referenced to VREF.
- 4. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.</p>
- tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6µs rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- 6. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions.</p>

These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ) or begins driving tLZ(DQS) and tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS/DQS#.




## Output Transition Timing



- 7. Measured from the point when DQS/DQS# begins driving the signal, to the point when DQS/DQS# begins driving the first rising strobe edge.
- 8. Measured from the last falling strobe edge of DQS/DQS# to the point when DQS/DQS# finishes driving the signal.
- 9. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK/CK# crossing.
- 10. CKE input hold time is measured from CK/CK# crossing to CKE reaching a HIGH/LOW voltage level.
- 11. Input setup/hold time for signal (CA[9:0], CS#).
- 12. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. The letter b is appended to the boot parameter symbols (for example, tCK during boot is tCKb).
- 13. Mobile LPDDR2 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 14. The output skew parameters are measured with default output impedance settings using the reference load.
- 15. The minimum tCK column applies only when tCK is greater than 6ns.
- 16. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 opcode (see the MR4 Device Temperature (MA[7:0] =04h) table).
- 17. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.



#### Figure 70: Command Input Setup and Hold Timing



Notes :1. The setup and hold timing shown applies to all commands.

2. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see Power-Down.

#### CA and CS# Setup, Hold, and Derating

For all input signals (CA and CS#), the total required setup time (tIS) and hold time (tIH) is calculated by adding the data sheet tIS (base) and tIH (base) values to the  $\Delta$ tIS and  $\Delta$ tIH derating values, respectively. Example: tIS (total setup time) = tIS(base) +  $\Delta$ tIS. (See the series of tables following this section.)

The typical setup slew rate (tIS) for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)MIN. The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)MAX. If the actual signal is consistently earlier than the typical slew rate line between the shaded  $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value (see Figure 71). If the actual signal is later than the typical slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 73).

The hold (tIH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of V<sub>IL(DC)MAX</sub> and the first crossing of V<sub>REF(DC)</sub>. The hold (tIH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of V<sub>IH(DC)MIN</sub> and the first crossing of V<sub>REF(DC)</sub>.

If the actual signal is consistently later than the typical slew rate line between the shaded DC-to-VREF(DC) region, use the typical slew rate for the derating value (see Figure 72). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to-VREF(DC) region, the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (see Figure 74).

For a valid transition, the input signal must remain above or below VIH/VIL(AC) for a specified time, tVAC (see Table 86).

For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached VIH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach VIH/VIL(AC). For slew rates between the values listed in Table 84, the derating values are obtained using linear interpolation.

Slew rate values are not typically subject to production testing. They are verified by design and characterization.



#### Table 82: CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Deremeter		Data	Rate		Deference
Parameter	800	667	533	466	Reference
tIS(base)	70	150	240	300	$V_{\text{IH/VIL(AC)}} = V_{\text{REF(DC)}} \pm 220 \text{mV}$
tlH(base)	160	240	330	390	$V_{\text{IH/VIL(DC)}} = V_{\text{REF(DC)}} \pm 130 \text{mV}$

Note : 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate

#### Table 83: CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Deremeter		Data	Rate		Deference
Parameter	400	333	255	200	Reference
tIS(base)	300	440	600	850	$V_{\text{IH/VIL(AC)}} = V_{\text{REF(DC)}} \pm 300 \text{mV}$
tIH(base)	400	540	700	950	$V_{\text{IH/VIL(DC)}} = V_{\text{REF(DC)}} \pm 200 \text{mV}$

Note : 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate

#### Table 84: Derating Values for AC/DC-Based tlS/tlH (AC220)

 $\Delta tIS$ ,  $\Delta tIH$  derating in ps

							С	K, CK#	Differe	ential S	lew Ra	te					
		4.0V/ns 3.0V/ns 2.0V/ns					//ns	1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2V/ns		1.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
CA,	1.0	0	0	0	0	0	0	16	16	32	32						
CA, CS#	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
slew	0.8					-8	-13	8	3	24	19	40	35	56	55		
rare	0.7							2	-6	18	10	34	26	50	46	66	78
V/ns	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.



### Table 85: Derating Values for AC/DC-Based tlS/tlH (AC300)

 $\Delta tIS$ ,  $\Delta tIH$  derating in ps


							С	K, CK#	Differe	ential S	lew Ra	te					
		4.0V/ns 3.0V/ns 2.0V/ns					//ns	1.8\	//ns	1.6\	//ns	1.4V/ns		1.2V/ns		1.0V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtlH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
CA,	1.0	0	0	0	0	0	0	16	16	32	32						
CS#	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
slew	0.8					-12	-20	4	-4	20	12	36	28	52	48		
rare V/ns	0.7							-3	-18	13	-2	29	14	45	34	61	66
V/115	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8


Note : 1. Shaded cells are not supported.

#### Table 86: Required Time for Valid Transition – tVAC > VIH(AC) and < VIL(AC)

Slow Pate (Wra)	tVAC at 3	00mV(ps)	tVAC at 2	20mV(ps)
Slew Rate (V/ns)	Min	Мах	Min	Мах
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-











### Figure 72: Typical Slew Rate – tlH for CA and CS# Relative to Clock






#### Figure 73: Tangent Line – tIS for CA and CS# Relative to Clock





### Figure 74: Tangent Line – tlH for CA and CS# Relative to Clock





#### Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (tDS) and hold time (tDH) by adding the data sheet tDS(base) and tDH(base) values (see Table 87) to the  $\Delta$ tDS and  $\Delta$ tDH derating values, respectively (see Table 89 and Table 90). Example: tDS = tDS(base) +  $\Delta$ tDS. The typical tDS slew rate for a rising signal is defined as the slew rate between the last crossing of V<sub>REF(DC)</sub> and the first crossing of V<sub>IH(AC)MIN</sub>. The typical tDS slew rate for a falling signal is defined as the slew rate between the last crossing of V<sub>REF(DC)</sub> and the first crossing of V<sub>IL(AC)MIN</sub>. The typical tDS slew rate for a falling signal is defined as the slew rate between the last crossing of V<sub>REF(DC)</sub> and the first crossing of V<sub>IL(AC)MAX</sub> (see Figure 75).

If the actual signal is consistently earlier than the typical slew rate line in Figure 71) the area shaded gray between the VREF(DC) region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded VREF(DC) region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see Figure 73).

The typical tDH slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)MAX and the first crossing of VREF(DC). The typical tDH slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)MIN and the first crossing of VREF(DC) (see Figure 76).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to-VREF(DC) region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to -VREF (DC) region, the slew rate of a tangent line to the actual signal from the DC level to the VREF(DC) level is used for the derating value (see Figure 78).

For a valid transition, the input signal must remain above or below VIH/VIL(AC) for the specified time, tVAC(see Table 91).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached VIH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach VIH/VIL(AC).

For slew rates between the values listed in Table 87 and Table 88, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

#### Table 87: Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Deremeter		Data F	Rate		Reference
Parameter	800	667	533	466	Kelerence
tDS(base)	50	130	210	230	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 mV$
tDH(base)	140	220	300	320	$V_{\text{IH}}/V_{\text{IL(DC)}} = V_{\text{REF(DC)}} \pm 130 \text{mV}$

#### Table 88: Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Deremeter		Data	_	Deference	
Parameter	400	333	255	200	Reference
tDS(base)	180	300	450	700	VIH/VIL(AC) = VREF(DC) ±300mV
tDH(base)	280	400	550	800	VIH/VIL(DC) = VREF(DC) ±200mV

Note : 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate



#### Table 89: Derating Values for AC/DC-Based tDS/tDH (AC220)

 $\Delta$ tDS,  $\Delta$ tDH derating in ps

							DQ	S, DQS	6# Diffe	rential	Slew R	ate					
		4.0\	4.0V/ns 3.0V/ns 2.0V/ns						//ns	1.6\	//ns	1.4V/ns		1.2V/ns		1.0V/ns	
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
DQ.	1.0	0	0	0	0	0	0	16	16	32	32						
DQ, DM	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
slew	0.8					-8	-13	8	3	24	19	40	35	56	55		
rate V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
v/115	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note : 1. Shaded cells are not supported.

### Table 90: Derating Values for AC/DC-Based tDS/tDH (AC300)

 $\Delta tDS$ ,  $\Delta tDH$  derating in ps

							DQ	S, DQS	6# Diffe	rential	Slew R	ate					
		4.0\	4.0V/ns 3.0V/ns 2.0V/ns					1.8\	//ns	1.6\	//ns	1.4\	//ns	1.2\	V/ns 1.0		//ns
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
DQ.	1.0	0	0	0	0	0	0	16	16	32	32						
DQ, DM	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
slew	0.8					-12	-20	4	-4	20	12	36	28	52	48		
rate V/ns	0.7							-3	-18	13	-2	29	14	45	34	61	66
v/ns	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4												4	-35	-40	-11	-8

Note : 1. Shaded cells are not supported.



#### Table 91: Required Time for Valid Transition – tVAC > VIH(AC) or < VIL(AC)

Slow Data (V/na)	tVAC at 3	00mV(ps)	tVAC at 2	20mV(ps)
Slew Rate (V/ns)	Min	Мах	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-

### Table 90: Derating Values for AC/DC-Based tDS/tDH (AC300)

 $\Delta t DS$ ,  $\Delta t DH$  derating in ps

							DQ	S, DQS	# Diffe	rential	Slew R	ate					
		4.0\	4.0V/ns 3.0V/ns 2.0V/ns					1.8\	//ns	1.6\	//ns	1.4	//ns	1.2\	//ns	1.0\	//ns
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
DQ.	1.0	0	0	0	0	0	0	16	16	32	32						
DQ, DM	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
slew	0.8					-12	-20	4	-4	20	12	36	28	52	48		
rate V/ns	0.7							-3	-18	13	-2	29	14	45	34	61	66
v/ns	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4												4	-35	-40	-11	-8


Note : 1. Shaded cells are not supported.

#### Table 91: Required Time for Valid Transition – tVAC > VIH(AC) or < VIL(AC)

Slow Pote ()//ne)	tVAC at 3	00mV(ps)	tVAC at 2	20mV(ps)
Slew Rate (V/ns)	Min	Мах	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-




## Figure 75: Typical Slew Rate and tVAC - tDS for DQ Relative to Strobe






#### Figure 76: Typical Slew Rate – tDH for DQ Relative to Strobe






#### Figure 77: Tangent Line – tDS for DQ with Respect to Strobe






#### Figure 78: Tangent Line – tDH for DQ with Respect to Strobe






## Pin Configuration – 134Ball FBGA(X16)



**Top View (Ball Down)** 




## Pin Configuration – 134Ball FBGA(X32)



**Top View (Ball Down)** 



## Package Dimension – 134Ball FBGA(X32)





## PART NUMBERING SYSTEM

AS4C	64M16MD2A	-25	В		N	XX
DRAM	64M16=64Mx16 MD2= Mobile DDR2 A = A die	25=400MHz	B = FBGA	l=Industrial (-40° C~+85° C)	Indicates Pb and Halogen Free	Packing Type None:Tray TR:Reel
AS4C	32M32MD2A	-25	В	I	N	XX
DRAM	32M32=32Mx32 MD2= Mobile DDR2 A = A die	25=400MHz	B = FBGA	l=Industrial (-40° C~+85° C)	Indicates Pb and Halogen Free	Packing Type None:Tray TR:Reel



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/ or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below :

CT51264BF160B M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60 AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 IS43LR16800G-6BLI MT48LC8M16A2F4-6A IT:L DEMT46H128M16LFCK6ITA W972GG6KB-25 TR W97AH2KBVX2I AS4C64M16D1A-6TCN AS4C256M8D2-25BIN AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR AS4C128M16MD2-25BCN AS4C68M16D1-5BCN AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL W971GG6SB-18 AS4C64M16D3B-12BINTR MT44K16M36RB-125E:A TR MT44K16M36RB-107E:A TR AS4C128M8D2A-25BIN AS4C128M8D2A-25BCN NT5AD256M16D4-HR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN AS4C128M16D3LC-12BCN AS4C64M32MD1A-5BIN MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN IS66WVH32M8DALL-166B1LI AS4C16M16SB-6TIN AS4C16M16SB-7TCN K4B2G1646F-BCNB AS4C2M32SA-6TINTR AS4C16M16SB-6BIN IS46TR16640CL-125JBLA2-TR MT48LC64M8A2P-75:C TR MT40A2G8JC-062E IT:E MT40A1G16KH-062E AIT:E