

Revision History AS4C4M16D1A - 66-pin TSOPII PACKAGE

Revision	Details	Date
Rev 1.1	Preliminary datasheet	July 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



Features

Fast clock rate: 200 MHz
Differential Clock CK & CK

Bi-directional DQS

• DLL enable/disable by EMRS

• Fully synchronous operation

• Internal pipeline architecture

• Four internal banks, 1M x 16-bit for each bank

Programmable Mode and Extended Mode Registers

- CAS Latency: 2, 2.5, 3 - Burst length: 2, 4, 8

- Burst Type: Sequential & Interleaved

· Individual byte writes mask control

• DM Write Latency = 0

Auto Refresh and Self Refresh

• 4096 refresh cycles / 64ms

• Precharge & active power down

• Power supplies: V_{DD} & V_{DDQ} = 2.5V \pm 0.2V

• Operating temperature:

- Commercial (0°C~70°C)

- Industrial (-40°C~85°C)

• Interface: SSTL_2 I/O Interface

• Package: 66 Pin TSOP II, 0.65mm pin pitch

- Pb free and Halogen free

Overview

The AS4C4M16D1 DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 64 Mbits. It is internally configured as a quad 1M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and $\overline{\text{CK}}$. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.


The AS4C4M16D1 provides programmable Read or Write burst lengths of 2, 4, 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, AS4C4M16D1 features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and high performance.

Table 1. Ordering Information

Product part No	Clock	Temperature	Data Rate	Package
AS4C4M16D1A-5TCN	200MHz	Commercial 0°C to 70°C	400Mbps/pin	66pin TSOPII
AS4C4M16D1A-5TIN	200MHz	Industrial -40°C to 85°C	400Mbps/pin	66pin TSOPII




Figure 1. Pin Assignment (Top View)



Confidential - 3/54 - Rev.1.1 July 2015



Figure 2. Block Diagram





Pin Descriptions

Table 2. Pin Details

Symbol	Туре	Description
CK, CK	Input	Differential Clock: CK and \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Input and output data is referenced to the crossing of CK and \overline{CK} (both directions of the crossing)
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A11	Input	Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-A11) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge).
CS	Input	Chip Select: $\overline{\mathbb{CS}}$ enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when $\overline{\mathbb{CS}}$ is sampled HIGH. $\overline{\mathbb{CS}}$ provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS	Input	Row Address Strobe: The \overline{RAS} signal defines the operation commands in conjunction with the \overline{CAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} and \overline{CS} are asserted "LOW" and \overline{CAS} is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the \overline{WE} signal. When the \overline{WE} is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \overline{WE} is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS	Input	Column Address Strobe: The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW," the column access is started by asserting $\overline{\text{CAS}}$ "LOW." Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or LOW"."
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS,	Input /	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data
UDQS	Output	Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS & UDQS. The I/Os are byte-maskable during Writes.
V _{DD}	Supply	Power Supply: +2.5V ±0.2V

Confidential - 5/54 - Rev.1.1 July 2015



Vss	Supply	Ground
VDDQ	Supply	DQ Power: +2.5V ±0.2V. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
Vref	Supply	Reference Voltage for Inputs: +0.5*VDDQ
NC	-	No Connect: No internal connection, these pins suggest to be left unconnected.

Confidential - 6/54 - Rev.1.1 July 2015



Operation Mode

Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))

Command	State	CKE _{n-1}	CKEn	DM	BA0,1	A 10	A0-9,11	CS	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Х	Χ	V	Row	address	Ш	L	Н	Н
BankPrecharge	Any	Н	Х	Χ	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Χ	Χ	Х	Η	Х	L	L	Н	L
Write	Active ⁽³⁾	Н	Χ	Χ	V	L	Column address	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Χ	Χ	V	Η	(A0 ~ A7)	L	Н	L	L
Read	Active ⁽³⁾	Н	Χ	Χ	V	L	Column address	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Χ	Χ	V	Η	(A0 ~ A7)	L	Н	L	Н
(Extended)Mode Register Set	ldle	Н	Χ	Χ		OP co	de	L	L	L	L
No-Operation	Any	Н	Χ	Χ	Χ	Χ	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Χ	Χ	Χ	Χ	Х	L	Н	Н	L
Device Deselect	Any	Н	Χ	Χ	Χ	Χ	Х	Η	Х	Χ	Χ
AutoRefresh	Idle	Н	Н	Χ	Χ	Χ	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Χ	Χ	Χ	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Χ	Х	Χ	Х	Η	Х	Χ	Χ
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode	Idle	Н	L	Χ	Х	Χ	Х	Н	Х	Х	Х
Entry								L	Н	Н	Н
Precharge Power Down Mode	Any	L	Н	Χ	Х	Χ	Х	Н	Х	Χ	Χ
Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode	Active	Н	L	Χ	Х	Χ	Х	Η	Х	Х	Х
Entry								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Χ	Х	Χ	Х	Η	Х	Χ	Χ
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Х	L	Х	Χ	Х	Х	Х	Χ	Χ
Data Input Mask Enable ⁽⁵⁾	Active	Н	Х	Η	Х	Χ	Х	Χ	Х	Χ	Χ

- Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level
 - 2. CKEn signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 - 3. These are states of bank designated by BA signal.
 - 4. Device state is 2, 4, 8, burst operation.
 - 5. LDM and UDM can be enabled respectively.

Confidential - 7/54 -Rev.1.1 July 2015



Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A11 and BA0, BA1 in the same cycle in which $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.




Table 4. Mode Register Bitmap

Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, and 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4, and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

•								
Buret Length	Start Address			Sequential	Interleave			
Burst Length	A2	A1	A0	Sequential	litterleave			
2	Χ	Χ	0	0, 1	0, 1			
	Χ	Χ	1	1, 0	1, 0			
	Χ	0	0	0, 1, 2, 3	0, 1, 2, 3			
4	Χ	0	1	1, 2, 3, 0	1, 0, 3, 2			
4	Χ	1	0	2, 3, 0, 1	2, 3, 0, 1			
	Χ	1	1	3, 0, 1, 2	3, 2, 1, 0			
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7			
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6			
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5			
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4			
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3			
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2			
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1			
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0			

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. t_{CAC} (min) \leq CAS Latency X t_{CK}

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

Confidential - 9/54 - Rev.1.1 July 2015



• Test Mode Field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset
Х	1	Test mode

• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A11 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Confidential - 10/54 - Rev.1.1 July 2015



Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} . The state of A0 ~ A11, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap BA1 BA0 A11 A10 Α9 Α8 A7 A6 A5 Α4 А3 A2 Α1 A0 Address Field RFU must be set to "0" DS1 RFU must be set to "0" DS0 DLL Extended Mode Register ₹ DLL BA0 Mode Α6 Α1 **Drive Strength** Comment A0 MRS 0 0 0 0 Full Enable 0 **EMRS** 1 Weak Disable 1 1 0 RFU Reserved For Future 1 Matched impedance Output driver matches impedance

Confidential - 11/54 - Rev.1.1 July 2015



Table 12. Absolute Maximum Rating

Symbol	ltem		Rating -5	Unit	Note
VIN, VOUT	I/O Pins Voltage		- 0.5~VDDQ + 0.5	V	1,2
Vdd, Vddq	Power Supply Voltage		- 1~3.6	V	1,2
_	Ambient Temperature	Commercial	0~70	°C	1
TA	Ambient Temperature Industria		- 40~85	°C	1
Tstg	Storage Temperature		- 55~150	°C	1
Po	Power Dissipation		1	W	1
los	Short Circuit Output Current		50	mA	1

Note1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage of the devices

Note2. All voltages are referenced to Vss.

Table 13. Recommended D.C. Operating Conditions ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85$ °C)

Symbol	Parameter	Min.	Max.	Unit
Vdd	Power Supply Voltage	2.3	2.7	V
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
VREF	Input Reference Voltage	0.49* V _{DDQ}	0.51* V _{DDQ}	V
Vтт	Termination Voltage	VREF - 0.04	VREF + 0.04	V
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	VDDQ + 0.3	V
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V
Vin (DC)	Input Voltage Level, CK and $\overline{\text{CK}}$ inputs	-0.3	VDDQ + 0.3	V
VID (DC)	Input Different Voltage, CK and CK inputs	0.36	VDDQ + 0.6	V
IιL	Input leakage current	-2	2	μΑ
loz	Output leakage current	-5	5	μΑ
Іон	Output High Current (VoH = 1.95V)	-16.2	-	mA
loL	Output Low Current (VoL = 0.35V)	16.2	-	mA

Table 14. Capacitance (V_{DD} = 2.5V, f = 1MHz, T_A = 25 °C)

Symbol	Parameter	Min.	Max.	Unit
C _{IN1}	Input Capacitance (CK, \overline{CK})	2	3	pF
C _{IN2}	Input Capacitance (All other input-only pins)	2	3	pF
CI/O	DM, DQ, DQS Input/Output Capacitance	4	5	pF

Note. These parameters are guaranteed by design, periodically sampled and are not 100% tested.

Confidential - 12/54 - Rev.1.1 July 2015



Table 15. D.C. Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85$ °C)

Devemeter 9 Test Condition		-5		
Parameter & Test Condition	Symbol	Max.	Unit	
OPERATING CURRENT : One bank; Active-Precharge; tRC=tRC(min); tcκ=tcκ(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	55	mA	
OPERATING CURRENT: One bank; Active-Read-Precharge; BL=4; tRC=tRC(min); tCK=tCK(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	60	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	4	mA	
IDLE STANDBY CURRENT: CKE = HIGH; CS=HIGH(DESELECT); All banks idle; tck=tck(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2N	30	mA	
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tck=tck(min)	IDD3P	17	mA	
ACTIVE STANDBY CURRENT : \overline{CS} =HIGH;CKE=HIGH; one bank active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	45	mA	
OPERATING CURRENT BURST READ: BL=2; READs; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tcκ=tcκ(min); lout=0mA;50% of data changing on every transfer	IDD4R	90	mA	
OPERATING CURRENT BURST Write: BL=2; WRITEs; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	85	mA	
AUTO REFRESH CURRENT: trc=trfc(min); tck=tck(min)	IDD5	65	mA	
SELF REFRESH CURRENT: Self Refresh Mode ; CKE ≤ 0.2V;tcκ=tcκ(min)	IDD6	2	mA	
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	110	mA	

Figure 3. Timing Waveform for IDD7 Measurement at 200 MHz CK Operation






Table 16. Electrical AC Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85$ °C)

	D		-5		11
Symbol	Parameter		Min.	Max.	Unit
		CL = 2	7.5	12	ns
tcĸ	Clock cycle time	CL = 2.5	6	12	ns
		CL = 3	5	12	ns
tсн	Clock high level width		0.45	0.55	tcĸ
tcL	Clock low level width		0.45	0.55	tcĸ
togsck	DQS-out access time from CK, CK		-0.6	0.6	ns
tAC	Output access time from CK, CK		-0.7	0.7	ns
toasa	DQS-DQ Skew		-	0.4	ns
tHZ	DQ & DQS high-impedance time from (CK / CK	-	0.7	ns
tLZ	DQ & DQS low-impedance time from C	K / CK	-0.7	0.7	ns
trpre	Read preamble		0.9	1.1	tск
t RPST	Read postamble		0.4	0.6	tcĸ
togss	CK to valid DQS-in		0.72	1.25	tcĸ
twpres	DQS-in setup time		0	-	ns
twpre	DQS write preamble		0.25	-	tcĸ
twpst	DQS write postamble		0.4	0.6	tck
tDQSH	DQS in high level pulse width		0.35	-	tck
togsl	DQS in low level pulse width		0.35	-	tck
toss	DQS falling edge to CK setup time		0.2	_	tcĸ
tosh	DQS falling edge to CK setup time DQS falling edge hold time from CK		0.2	-	tck
tıs	Address and Control input setup time		0.7	_	ns
tıн	Address and Control input setup time Address and Control input hold time		0.7	-	ns
tos	DQ & DM setup time to DQS		0.4	-	ns
tон	DQ & DM hold time to DQS		0.4	-	ns
t _{QHS}	Data Hold Skew Factor		-	0.5	ns
t _{HP}	Clock half period		(tcl, tch)min	-	ns
tqн	DQ/DQS output hold time from DQS		thp - tqhs	-	ns
trc	Row cycle time		55	-	ns
trfc	Refresh row cycle time		70	-	ns
tras	Row active time		40	70k	ns
tRCD	Active to Read or Write Delay		15	-	ns
t _{RP}	Row precharge time		15	-	ns
trrd	Row active to Row active delay		10	-	ns
twr	Write recovery time		15	-	ns
twr	Internal Write to Read command Delay		2	-	tск
tmrd	Mode register set cycle time		2	-	tcĸ
tDAL	Auto precharge write recovery + Precharge time		twr + trp	-	tcĸ
tipw	Control and Address input pulse width		2.2	-	ns
tDIPW	DQ & DM input pulse width (for each input)		1.75	-	ns
txsrd	Self refresh exit to read command delay		200		tcĸ
txsnr	Exit self refresh to non-read command		75	-	tcĸ
trefi	Refresh interval time		-	15.6	μS
trap	Active to Autoprecharge Delay		tras _{min}	-	ns

Confidential - 14/54 - Rev.1.1 July 2015



Table 17. Recommended A.C. Operating Conditions ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85$ °C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	VREF - 0.31	V
VID (AC)	Input Different Voltage, CK and $\overline{\text{CK}}$ inputs	0.7	VDDQ + 0.6	V
Vıx (AC)	Input Crossing Point Voltage, CK and $\overline{\text{CK}}$ inputs	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V


Note:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to Vss.
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tck and tRC. Input signals are changed one time during tck.
- 4. Power-up sequence is described in Note 6.
- 5. A.C. Test Conditions

Table 18. SSTL_2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ
Output Load	Reference to the Test Load
Input Signal Levels	V _{REF} +0.35 V / V _{REF} -0.35 V
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	0.5 * Vddq

Figure 4. SSTL_2 A.C. Test Load



Confidential - 15/54 - Rev.1.1 July 2015



6. Power up Sequence


Power up must be performed in the following sequence.

- 1) Apply power to VDD before or at the same time as VDDQ, VTT and VREF when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.
- 7. For command/address slew rate \geq 0.5V/ns and <1.0V/ns. For CK & CK slew rate \geq 1.0V/ns.

Confidential - 16/54 - Rev.1.1 July 2015

Timing Waveforms

Figure 5. Activating a Specific Row in a Specific Bank



Don't Care

Figure 6. tRCD and tRRD Definition







Figure 7. READ Command




CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge





Figure 8. Read Burst Required CAS Latencies (CL=3)



DO n=Data Out from column n

Burst Length=4


 $\boldsymbol{3}$ subsequent elements of Data Out appear in the programmed order following DO \boldsymbol{n}



Confidential - 19/54 - Rev.1.1 July 2015



Figure 9. Consecutive Read Bursts Required CAS Latencies (CL=3)




DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o
Read commands shown must be to the same device





Figure 10. Non-Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4


3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) $\,$



Confidential - 21/54 - Rev.1.1 July 2015



Figure 11. Random Read Accesses Required CAS Latencies (CL=3)



DO n, etc. =Data Out from column n, etc.


n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Confidential - 22/54 - Rev.1.1 July 2015



Figure 12. Terminating a Read Burst Required CAS Latencies (CL=3)



DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements


3 subsequent elements of Data Out appear in the programmed order following DO n



Confidential - 23/54 - Rev.1.1 July 2015



Figure 13. Read to Write Required CAS Latencies (CL=3)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





Figure 14. Read to Precharge Required CAS Latencies (CL=3)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8

 $\boldsymbol{3}$ subsequent elements of Data Out appear in the programmed order following DO \boldsymbol{n}

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Figure 15. Write Command




CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge





Figure 16. Write Max DQSS



DI n = Data In for column n

 ${\bf 3}$ subsequent elements of Data In are applied in the programmed order following DI ${\bf n}$


A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)





Figure 17. Write Min DQSS



DI n = Data In for column n

 ${\bf 3}$ subsequent elements of Data In are applied in the programmed order following DI ${\bf n}$


A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)





Figure 18. Write Burst Nom, Min, and Max tDQSS



DI n = Data In for column n

3 subsequent elements of Data are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown


A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DM=UDM & LDM

Don't Care



Figure 19. Write to Write Max tDQSS



DI n, etc. = Data In for column n,etc.


3 subsequent elements of Data In are applied in the programmed order following DI n

 $3\ subsequent\ elements\ of\ Data\ In\ are\ applied\ in\ the\ programmed\ order\ following\ DI\ o$ Non-interrupted bursts\ of $4\ are\ shown$





Figure 20. Write to Write Max tDQSS, Non Consecutive



DI n, etc. = Data In for column n, etc.

3 subsequent elements of Data In are applied in the programmed order following DI n


3 subsequent elements of Data In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown





Figure 21. Random Write Cycles Max tDQSS



DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown


If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM = UDM & LDM





Figure 22. Write to Read Max tDQSS Non Interrupting



DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


The READ and WRITE commands are to the same devices but not necessarily to the same bank ${\bf r}$

DM= UDM & LDM

Non't Care



Figure 23. Write to Read Max tDQSS Interrupting



DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank ${\bf r}$





Figure 24. Write to Read Max tDQSS, ODD Number of Data, Interrupting



DI n = Data In for column n

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank





Figure 25. Write to Precharge Max tDQSS, NON-Interrupting



DI n = Data In for column n

 ${\bf 1}$ subsequent elements of Data $\,$ In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive $CK\ edge$ after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)







Figure 26. Write to Precharge Max tDQSS, Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM





Figure 27. Write to Precharge Max tDQSS ODD Number of Data Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 1 data element is written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM





Figure 28. Precharge Command



BA= Bank Address (if A10 is LOW, otherwise don't care)



Confidential - 39/54 - Rev.1.1 July 2015



Figure 29. Power-Down








Figure 30. Clock Frequency Change in Precharge



Confidential - 40/54 - Rev.1.1 July 2015



Figure 31. Data input (Write) Timing




DI n = Data In for column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}

Don't Care


Figure 32. Data Output (Read) Timing



Burst Length = 4 in the case shown



Figure 33. Initialize and Mode Register Sets



^{*=}VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.


** = tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.

Don't Care

Confidential - 42/54 - Rev.1.1 July 2015



Figure 34. Power Down Mode




No column accesses are allowed to be in progress at the time Power-Down is entered *=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.



Confidential - 43/54 - Rev.1.1 July 2015



Figure 35. Auto Refresh Mode




*= "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC
DM, DQ and DQS signals are all "Don't Care" /High-Z for operations shown



Confidential - 44/54 - Rev.1.1 July 2015



Figure 36. Self Refresh Mode




^{* =} Device must be in the " All banks idle" state prior to entering Self Refresh mode

^{*** =} tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.





Figure 37. Read without Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

 ${\bf 3}$ subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

* = " Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$


NOP commands are shown for ease of illustration; other commands may be valid at these times

 $\label{eq:command} \textbf{Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks}$





Figure 38. Read with Auto Precharge



 $DO\ n = Data\ Out\ from\ column\ n$

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO \boldsymbol{n}

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address


 $NOP\ commands\ are\ shown\ for\ ease\ of\ illustration;\ other\ commands\ may\ be\ valid\ at\ these\ times$

The READ command may not be issued until tRAP has been satisfied. If Fast Autoprecharge is supported, tRAP = tRCD, else the READ may not be issued prior to tRASmin - (BL*tCK/2)





Figure 39. Bank Read Access



 $Burst\ Length = 4\ in\ the\ case\ shown$

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

 \ast = " Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address$

NOP commands are shown for ease of illustration; other commands may be valid at these times


Note that $tRCD > tRCD \ MIN$ so that the same timing applies if Autoprecharge is enabled (in which case tRAS) would be limiting)



Confidential - 48/54 -Rev.1.1 July 2015



Figure 40. Write without Auto Precharge



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm


25% window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 41. Write with Auto Precharge



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI \boldsymbol{n}

EN AP = Enable Autoprecharge

 $ACT = ACTIVE, \, RA = Row \, Address, \, BA = Bank \, Address$


NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge





Figure 42. Bank Write Access



DI n = Data In from column n

 $Burst\ Length=4\ in\ the\ case\ shown$

 $3\ subsequent\ elements\ of\ Data\ Out\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$

DIS AP = Disable Autoprecharge

 $\ensuremath{^{*}\text{="}}$ Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

 $\label{eq:command} \textbf{Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks}$





Figure 43. Write DM Operation



DI n = Data In from column n

Burst Length = 4 in the case shown

 $3\ subsequent\ elements\ of\ Data\ In\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$

 $\mathbf{DIS}\ \mathbf{AP} = \mathbf{Disable}\ \mathbf{Autoprecharge}$

*=" Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

 $\label{eq:command} \textbf{Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks}$





Figure 44. 66 Pin TSOP II Package Outline Drawing Information Units: mm



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
Α			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
Е	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0 °		8°	0 °		8°
S		0.71			0.028	
ΩУ			0.10			0.004



PART NUMBERING SYSTEM

AS4C	4M16D1A	5	Т	C/I	N
DRAM	4M16=4Mx16 D1A=DDR1 (A version)	5=200MHz	T = TSOPII	C=Commercial (0° C~70° C) I=Industrial (-40° C~85° C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential - 54/54 - Rev.1.1 July 2015

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below:

CT51264BF160B M366S0924FTS-C7A00 AS4C16M32MD1-5BCN HM514100AZ-80 K4S560432C-TC75 K4S641632H-UC60

AS4C16M32MD1-5BIN AS4C64M8D1-5TCN ATCA-7360-MEM-4G MN41C4256A-07 IS43LR16800G-6BLI MT48LC8M16A2F4-6A

IT:L DEMT46H128M16LFCK6ITA W972GG6KB-25 TR W97AH2KBVX2I AS4C64M16D1A-6TCN AS4C256M8D2-25BIN

AS4C64M8D1-5BCN MT52L256M32D1PF-107 WT:B TR AS4C128M16MD2-25BCN AS4C8M16D1-5BCN AS4C64M32MD2-25BCN

AS4C128M16MD2A-25BIN AS4C128M32MD2-18BCN AS4C32M32MD2-25BCN IS43LR16800G-6BL W971GG6SB-18

AS4C64M16D3B-12BINTR MT44K16M36RB-125E:A TR MT44K16M36RB-107E:A TR AS4C128M8D2A-25BIN AS4C128M8D2A-25BCN NT5AD256M16D4-HR AS4C256M16D3C-93BCN AS4C128M16D3LC-12BIN AS4C128M16D3LC-12BCN AS4C64M32MD1A-5BIN MT40A512M8SA-062E:F TR IS45S32800J-7TLA2 AS4C256M16D3LC-12BCN IS66WVH32M8DALL-166B1LI AS4C16M16SB-6TIN AS4C16M16SB-7TCN K4B2G1646F-BCNB AS4C2M32SA-6TINTR AS4C16M16SB-6BIN MT48LC64M8A2P-75:C TR

MT40A2G8JC-062E IT:E MT40A1G16KH-062E AIT:E IS43LR16800G-6BLI-TR