

Revision History

2048K x 16bit Low Power CMOS SRAM

AS6C3216A-55BIN 48ball FBGA PACKAGE

Revision	Details	Date
Rev 1.0	Preliminary datasheet	June 08 2017

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Confidential - 1 of 11 - Rev.1.0 June 2017



FEATURE

■ Fast access time : 55ns ■ Low power consumption:

Operating current : 12mA (TYP.) Standby current : 8μA (TYP.)

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

Fully static operationTri-state output

■ Data byte control : LB# (DQ0 ~ DQ7)

UB# (DQ8 ~ DQ15)

■ Data retention voltage : 1.2V (MIN.)

■ ROHS Compliant

■ Package: 48-ball 8mm x 10mm TFBGA

GENERAL DESCRIPTION

The AS6C3216A-55BIN is a 33,554,432-bit low power CMOS static random access memory organized as 2,097,152 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The AS6C3216A-55BIN is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C3216A-55BIN operates from a single power supply of 2.7V ~ 3.6V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	V Panga	Spood	Power Dissipation		
Family	Temperature	V _{CC} Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)	
AS6C3216A-55BIN	-40 ~ 85℃	2.7 ~ 3.6V	55ns	8µA	12mA	

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION


SYMBOL	DESCRIPTION
A0 - A20	Address Inputs
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
V_{CC}	Power Supply
V_{SS}	Ground
NC	No Connection


Confidential - 2 of 11 - Rev.1.0 June 2017





PIN CONFIGURATION





TFBGA(Top View)

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V_{CC} relative to V_{SS}	V_{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V _{SS}	V_{T2}	-0.5 to V _{CC} +0.5	V
Operating Temperature	T _A	-40 to 85(I grade)	${\mathbb C}$
Storage Temperature	T _{STG}	-65 to 150	$^{\circ}$ C
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	LB#	UB#	I/O OPE	RATION	SUPPLY CURRENT
WIODE	CE#	CEZ	OE#	VV ⊏#	LD#	UD#	DQ0 - DQ7	DQ8 - DQ15	SUPPLI CURRENT
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Standby	Х	L	Х	X	Х	Х	High-Z	High-Z	I_{SB1}
	Х	X	Х	Х	Н	Н	High-Z	High-Z	
Output Disable	L	Н	Н	Н	L	Х	High-Z	High-Z	las las:
Output Disable	L	Н	Н	Н	Χ	L	High-Z	High-Z	I_{CC},I_{CC1}
	L	Н	L	Н	L	Н	D _{OUT}	High-Z	
Read	L	Н	L	Н	Н	L	High-Z	D_OUT	I_{CC},I_{CC1}
	L	Н	L	Н	L	L	D_OUT	D_OUT	
	L	Н	Х	L	Ĺ	Н	D _{IN}	High-Z	
Write	L	Н	Х	L	Н	L	High-Z	\dot{D}_IN	I_{CC},I_{CC1}
	L	Н	Х	L	L	L	\dot{D}_IN	D_IN	

Note: H= V_{IH}, L= V_{IL}, X= Don't care.

Confidential - 3 of 11 - Rev.1.0 June 2017



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	V_{CC}			2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1			2.2	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL} *2			- 0.2	-	0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μΑ
Output Leakage Current	I _{LO}	$V_{CC} \ge V_{OUT} \ge V_{SS}$ Output Disabled	$V_{\text{CC}} \ge V_{\text{OUT}} \ge V_{\text{SS}}$		-	1	μΑ
Output High Voltage	V _{OH}	I _{OH} = -1mA		2.2	2.7	-	V
Output Low Voltage	V_{OL}	I _{OL} = 2mA		ı	ı	0.4	V
Average Operating	Icc	Cycle time = MIN. CE#≦0.2V and CE2≧V _{CC} -0.2V, Other pins at 0.2V or V _{CC} -0.2V	-	12	20	mA	
Power supply Current	I _{CC1}	Cycle time = 1μ s CE# \leq 0.2V and CE2 \geq V _{CC} -0.2V, $I_{I/O}$ = 0mA Other pins at 0.2V or V _{CC} -0.2V		-	3	5	mA
Standby Power	I _{SB1}	CE# \ge V _{CC} -0.2V or CE2 \le 0.2V Other pins at 0.2V or V _{CC} -0.2V	40℃	-	8	18	μΑ
Supply Current			85℃	-	-	80	μA

Notes:

- 1. $V_{IH}(max) = V_{CC} + 2.0V$ for pulse width less than 6ns.
- 2. $V_{IL}(min) = V_{SS} 2.0V$ for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values, measured at V_{CC} = V_{CC}(TYP.) and T_A = 25 ℃, are included for reference only and are not guaranteed or tested.

CAPACITANCE $(T_A = 25\%, f = 1.0MHz)$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C _{IN}	-	8	pF
Input/Output Capacitance	C _{I/O}	•	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

Confidential - 4 of 11 - Rev.1.0 June 2017



AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6C3216	A-55BIN	UNIT
PARAMETER	STIVI.	MIN.	MAX.	UNII
Read Cycle Time	t _{RC}	55	-	ns
Address Access Time	t _{AA}	-	55	ns
Chip Enable Access Time	t _{ACE}	-	55	ns
Output Enable Access Time	toE	-	30	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	ı	ns
Output Enable to Output in Low-Z	t _{OLZ} *	5	ı	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	20	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	20	ns
Output Hold from Address Change	t _{OH}	10	ı	ns
LB#, UB# Access Time	t_{BA}	-	55	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	ı	ns

(2) WRITE CYCLE

PARAMETER	SYM.	AS6C3216A	UNIT	
PARAMETER	STIVI.	MIN.	MAX.	UNII
Write Cycle Time	t _{WC}	55	-	ns
Address Valid to End of Write	t _{AW}	50	-	ns
Chip Enable to End of Write	t _{CW}	50	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t _{WP}	45	-	ns
Write Recovery Time	t _{WR}	0	-	ns
Data to Write Time Overlap	t_{DW}	25	-	ns
Data Hold from End of Write Time	t_{DH}	0	-	ns
Output Active from End of Write	t _{ow} *	5	-	ns
Write to Output in High-Z	t _{WHZ} *	-	20	ns
LB#, UB# Valid to End of Write	t _{BW}	50	-	ns


^{*}These parameters are guaranteed by device characterization, but not production tested.

Confidential - 5 of 11 - Rev.1.0 June 2017




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
- 4.t_{CLZ}, t_{BLZ}, t_{OLZ}, t_{CHZ}, t_{CHZ}, t_{BHZ} and t_{OHZ} are specified with C_L = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{CLZ}


Confidential - 6 of 11 - Rev.1.0 June 2017



WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)





WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes:

- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- $5.t_{\text{OW}}$ and t_{WHZ} are specified with C_{L} = 5pF. Transition is measured ±500mV from steady state.

Confidential - 8 of 11 - Rev.1.0 June 2017




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION			TYP.	MAX.	UNIT
V _{CC} for Data Retention	V_{DR}	CE#≧V _{CC} - 0.2V or CE2≦0.2V		1.2	-	3.6	V
Data Potentian Current	$V_{CC} = 1.2V$		40℃	-	6.5	18	μΑ
Data Retention Current	I _{DR}	CE# \ge V _{CC} -0.2V or CE2 \le 0.2V Other pins at 0.2V or V _{CC} -0.2V	85℃	-	-	80	μΑ
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)		0	-	ı	ns
Recovery Time	t _R			t _{RC*}	-	-	ns


 $t_{\text{RC}^{\star}} = \text{Read Cycle Time}$

DATA RETENTION WAVEFORM


Low V_{CC} Data Retention Waveform (1) (CE# controlled)



Low V_{CC} Data Retention Waveform (2) (CE2 controlled)




Low V_{CC} Data Retention Waveform (3) (LB#, UB# controlled)




Confidential - 9 of 11 - Rev.1.0 June 2017


PACKAGE OUTLINE DIMENSION


48-ball 8mm × 10mm TFBGA Package Outline Dimension





SIDE VIEW





St. 11.1	D	IMENSIC (mm)	N	DIMENSION (inch)			
SYM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	_		1.40	-	S	0.055	
A1	0.22	0.27	0.32	0.009	0.011	0.013	
A2	-	W	1.06		8==	0.042	
b	0.30	0.35	0.40	0.012	0.014	0.016	
D	9.95	10.00	10.05	0.392	0.394	0.396	
D1	5	.25 BS	0	0.207 BSC			
E	7.95	8.00	8.05	0.313	0.315	0.317	
E1	3	.75 BS	C	0.148 BSC			
SE	C	.375 TY	P	0.015 TYP			
SD	0	.375 TY	P	0.015 TYP			
е	0	.75 BS	0	0.030 BSC			

NOTE:

1. CONTROLLING DIMENSION : MILLIMETER.
2. REFERENCE DOCUMENT : JEDEC MO-207.

Confidential - 10 of 11 - Rev.1.0 June 2017



ORDERING INFORMATION

AS6C	3216A	55	В	I	N	XX
SRAM	3216=2M x 16 Bit A=A Die	Access Time 55=55ns	B = FBGA	l=Industrial (-40° C~+85° C)	Indicates Pb and	Packing Type None:Tray TR:Reel



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any quarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential - 11 of 11 - Rev.1.0 June 2017

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0

IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70

CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI

IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 70V639S10BCG IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI

IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA

5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962
9161705MXA 70V3579S6BFI GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-8866203YA 5962-8871203XA 5962-8875202YA