

# Revision History AS7C34098B

Revision	Details	Date
Rev 1.0	Initial Issue	Aug. 2016
Rev 2.0	Add TFBGA package	June. 2017



# 256K X 16 BIT HIGH SPEED CMOS SRAM

# **FEATURES**

■ Fast access time : 10ns ■

Low power consumption:

Operating current: 40mA (TYP.) Standby current: 2mA (TYP.)

- Single 3.3V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7) UB# (DQ8 ~ DQ15)
- Data retention voltage : 1.5V (MIN.)
- ROHS compliant
- Package : 44-pin 400mil TSOP II 48-ball 6mm x 8mm TFBGA

# **GENERAL DESCRIPTION**

The AS7C34098B is a 4,194,304-bit high speed CMOS static random access memory organized as 262,144 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS7C34098B operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible


### Table 1. Ordering Information

Part Number	Speed	Temperature	Vcc Range	Package
AS7C34098B-10TIN*	10ns	Industrial -40°C to +85°C	2.7 ~ 3.6V	44pin TSOPII
AS7C34098B-10BIN*	10ns	Industrial -40°C to +85°C	2.7 ~ 3.6V	48-ball TFBGA

\* : indicates Tray and add TR =Tape Reel packing type




# FUNCTIONAL BLOCK DIAGRAM




SYMBOL	DESCRIPTION
A0 - A17	Address Inputs
DQ0 - DQ15	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection



# **PIN CONFIGURATION**







TFBGA (Top View)



### **ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on $V_{CC}$ relative to $V_{SS}$	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to $V_{SS}$	V <sub>T2</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Operating Temperature	T <sub>A</sub>	-40 to 85	°C
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Power Dissipation	P <sub>D</sub>	1	W
DC Output Current	I <sub>OUT</sub>	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

# TRUTH TABLE

MODE	CE# OE# W		WE#	WE# LB#		I/O OPE	RATION	SUPPLY CURRENT
WODE	CE#	UE#	VVC#	LD#	UB#	DQ0 - DQ7	DQ8 - DQ15	JUPPEI CORRENT
Standby	Н	Х	Х	Х	Х	High-Z	High-Z	I <sub>SB</sub> ,I <sub>SB1</sub>
Output Disable	L	Н	Н	Х	Х	High-Z	High-Z	I <sub>CC</sub> ,I <sub>CC1</sub>
	L	Х	Х	Н	Н	High-Z	High-Z	100,1001
	L	L	Н	L	Н	D <sub>OUT</sub>	High-Z	
Read	L	L	Н	Н	L	High-Z	D <sub>OUT</sub>	I <sub>CC</sub> ,I <sub>CC1</sub>
	L	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	
	L	Х	L	L	Н	D <sub>IN</sub>	High-Z	
Write	L	Х	L	Н	L	High-Z	D <sub>IN</sub>	Icc,Icc1
	L	Х	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	

Note:  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care



# **DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	<b>TYP.</b> *4	MAX.	UNIT
Supply Voltage	V <sub>cc</sub>		2.7	3.3	3.6	V
Input High Voltage	V <sub>IH</sub> *1		2.2	-	V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub> *2		- 0.3	-	0.8	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$	- 1	-	1	μA
Output Leakage Current	I <sub>LO</sub>	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled	- 1	-	1	μA
Output High Voltage	V <sub>OH</sub>	I <sub>ОН</sub> = -4mА	2.4	-	-	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA	-	-	0.4	V
Average Operating Power supply Current	Icc	Cycle time = MIN. CE# = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA, Others at V <sub>IL</sub> or V <sub>IH</sub>	-	50	70	mA
	I <sub>CC1</sub>	$\begin{array}{l} CE\# \leqq 0.2,\\ Others at  0.2V \text{ or } V_{CC}\text{-}0.2V \\ I_{I/O} = 0mA; \ f=MAX. \end{array}$	-	40	55	mA
Standby Dowar	I <sub>SB</sub>	CE# =V <sub>IH</sub> , Others at $V_{IL}$ or $V_{IH}$	-	-	30	mA
Standby Power Supply Current	I <sub>SB1</sub>	CE# $\geq$ V <sub>CC</sub> - 0.2V, Others at 0.2V or V <sub>CC</sub> - 0.2V	-	2	10	mA

Notes:

1.  $V_{IH}(max) = V_{CC} + 2.0V$  for pulse width less than 6ns.

2.  $V_{IL}(min) = V_{SS} - 2.0V$  for pulse width less than 6ns.

3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.

4. Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at V\_{CC} = V\_{CC}(TYP.) and  $T_A$  =  $25^\circ\!\mathrm{C}$ 

## **CAPACITANCE** (T<sub>A</sub> = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	-	8	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

# AC TEST CONDITIONS

Speed	10ns
Input Pulse Levels	0.2V to V <sub>CC</sub> - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL, I_{OH}/I_{OL} = -4mA/8mA$



# AC ELECTRICAL CHARACTERISTICS

#### (1) READ CYCLE

PARAMETER	SYM.	AS7C34	UNIT	
FARAMETER	5 T IVI.	MIN.	MAX.	UNIT
Read Cycle Time	t <sub>RC</sub>	10	-	ns
Address Access Time	t <sub>AA</sub>	-	10	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	10	ns
Output Enable Access Time	t <sub>OE</sub>	-	4.5	ns
Chip Enable to Output in Low-Z	t <sub>CLZ</sub> *	2	-	ns
Output Enable to Output in Low-Z	t <sub>oLZ</sub> *	0	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ</sub> *	-	4	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> *	-	4	ns
Output Hold from Address Change	t <sub>он</sub>	2	-	ns
LB#, UB# Access Time	t <sub>BA</sub>	-	4.5	ns
LB#, UB# to High-Z Output	t <sub>BHZ</sub> *	-	4	ns
LB#, UB# to Low-Z Output	t <sub>BLZ</sub> *	0	-	ns


#### (2) WRITE CYCLE

PARAMETER	SYM.	AS7C34	UNIT	
PARAMETER	5 T IVI.	MIN.	MAX.	UNIT
Write Cycle Time	t <sub>WC</sub>	10	-	ns
Address Valid to End of Write	t <sub>AW</sub>	8	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	8	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	ns
Write Pulse Width	t <sub>WP</sub>	8	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	6	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	ns
Output Active from End of Write	t <sub>ow</sub> *	2	-	ns
Write to Output in High-Z	t <sub>WHZ</sub> *	-	4	ns
LB#, UB# Valid to End of Write	t <sub>BW</sub>	8	-	ns


\*These parameters are guaranteed by device characterization, but not production tested.



### **TIMING WAVEFORMS**



#### **READ CYCLE 2** (CE# and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.


3.Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise t<sub>AA</sub> is the limiting parameter.

 $4.t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are specified with  $C_L$  = 5pF. Transition is measured ±500mV from steady state.


5.At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{BHZ}$  is less than  $t_{BLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ 




WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




### WRITE CYCLE 2 (CE# Controlled) (1,4,5)









Notes :

1.A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.

2.During a WE# controlled write cycle with OE# low, t<sub>WP</sub> must be greater than t<sub>WHZ</sub> + t<sub>DW</sub> to allow the drivers to turn off and data to be placed on the bus.

3. During this period, I/O pins are in the output state, and input signals must not be applied.

4.If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.

5.tow and  $t_{\text{WHZ}}$  are specified with CL = 5pF. Transition is measured ±500mV from steady state.




# **DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub> for Data Retention	$V_{DR}$	$CE# \ge V_{CC} - 0.2V$	1.5	-	3.6	V
Data Retention Current		$V_{CC}$ = 1.5V, CE# $\geq$ $V_{CC}$ - 0.2V Others at 0.2V or $V_{CC}$ - 0.2V	-	2	10	mA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t <sub>R</sub>		t <sub>RC*</sub>	-	-	ns

 $t_{\text{RC}^*}$  = Read Cycle Time


# **DATA RETENTION WAVEFORM**






# PACKAGE OUTLINE DIMENSION

### 44-pin 400 mil TSOP II Package Outline Dimension








SYMBOLS	DIMENSI	ONS IN MILL	METERS	DIM	ENSIONS IN I	MILS
STIVIDULS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
С	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
е	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
У	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°




#### 48-ball 6mm × 8mm TFBGA Package Outline Dimension







SIDE VIEW





S	OLDER BALL
600	⊤Øb(48× PLACES)
00	

CVL	DIMENSION (mm)			DIMENSION (inch)		
SYM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А		—	1.40	_	_	0.055
A1	0.20	0.25	0.30	0.008	0.010	0.012
A2		—	1.05	_	_	0.041
b	0.30	0.35	0.40	0.012	0.014	0.016
D	7.95	8.00	8.05	0.313	0.315	0.317
D1	5.25 BSC			0.207 BSC		
E	5.95	6.00	6.05	0.234	0.236	0.238
E1	3.75 BSC			0.148 BSC		
SE	0.375 TYP			0.015 TYP		
SD	0.375 TYP			0.015 TYP		
e	0.75 BSC			0.030 BSC		

DETAIL A

DETAIL B

NOTE:

1. CONTROLLING DIMENSION : MILLIMETER.

2. REFERENCE DOCUMENT : JEDEC MO-207.



## ORDERING INFORMATION

Package Type	Access Time (Speed/ns)	Temperature Range(℃)	Packing Type	Alliance Memory Part Number
44-pin (400mil) TSOP II	10	<b>-40°C∼85°</b> C	Tray Tape Reel	AS7C34098B-10TIN AS7C34098B-10TINTR
48-ball			Tray	AS7C34098B-10BIN
(6mm x 8mm) TFBGA	10	-40°C~85℃	Tape Reel	AS7C34098B-10BINTR



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below :

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 70V639S10BCG IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962-9161705MXA 70V3579S6BFI GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-9161708MYA 5962-8971203XA 5962-8971202ZA 5962-8872501LA 5962-8866208YA 5962-8866205YA 5962-8866205UA 5962-8866203YA 5962-8855202YA