## 64 LED Driver for Mobile Applications with Error Detection

## 1 General Description

The AS1118 is a compact LED driver for 64 single LEDs or 8 digits of 7 -segments. The devices can be programmed via an SPI compatible 3-wire interface. Every segment can be individually addressed and updated separately. Only one external resistor (RSET) is required to set the current. LED brightness can be controlled by analog or digital means. The devices include an integrated BCD code-B/HEX decoder, multiplex scan circuitry, segment and display drivers, and a 64-bit memory. Internal memory stores the shift register settings, eliminating the need for continuous device reprogramming.

Table 1. Available Products

| Devices | RESET Input | Interfaces |
| :---: | :---: | :---: |
| AS1115 | no | $I^{2} \mathrm{C}$ |
| AS1116 | no | SPI |
| AS1117 | yes | $1^{2} \mathrm{C}$ |
| AS1118 | yes | SPI |

Additionally the AS1118 offers a detailed error diagnostic mode for easy and fast production testing in critical applications. The AS1118 features a low shutdown current of typically 200 nA , and an operational current of typically $350 \mu \mathrm{~A}$. The number of digits can be programmed, the devices can be reset by software, and an external clock is also supported. The device is available in a TQFN(4x4)-24 package.

## 2 Key Features

- 10 MHz SPI -Compatible Interface
- Open and Shorted LED Error Detection - Global or Individual Error Detection
- Hexadecimal- or BCD-Code for 7-Segment Displays
- 200nA Low-Power Shutdown Current (typ; data retained)
- Individual Digit Brightness Control
- Digital and Analog Brightness Control
- Display Blanked on Power-Up
- Drive Common-Cathode LED Displays
- Supply Voltage Range: 2.7V to 5.5 V
- Software and Hardware Reset
- Optional External Clock
- Package: TQFN(4x4)-24


## 3 Applications

The AS1118 is ideal for seven-segment or dot matrix displays in mobile applications, public information displays at subway, train or bus stations, at airports and also at displays in public transportation like buses or trains, personal electronic and toys.

Figure 1. AS1118-Typical Application Diagram


## 4 Pinout

## Pin Assignments

Figure 2. Pin Assignments (Top View)


## Pin Descriptions

Table 2. Pin Descriptions

| Pin Name | TQFN(4x4)-24 | Description |
| :---: | :---: | :---: |
| SDI | 22 | Serial-Data Input. Data is loaded into the internal 16-bit shift register on the rising edge of pin SCL. |
| DIG0:DIG7 | $\begin{gathered} 1,2,4,5,7,8,23, \\ 24 \end{gathered}$ | Digit Drive Lines. Eight digit drive lines that sink current from the display cathode. |
| GND | 3 | Ground. |
| LD | 9 | Load. Serial Data is loaded into the shift register while this pin is low. The last 16 bits of serial data are latched on the rising edge of this pin. |
| RESETN | 6 | Reset Input. Pull this pin to low to resest all registers (set to default values) and to put the device into shutdown. |
| ISET | 10 | Set Segment Current. Connect to VDD or a reference voltage through RSET to set the peak segment current (see Selecting RSET Resistor Value and Using External Drivers on page 15). |
| SCL | 11 | Serial-Clock Input. 10MHz maximum rate. Data is shifted into the internal shift register on the rising edge of this pin. Data is clocked out of pin SDO on the rising edge of this pin. |
| $\begin{gathered} \text { SEGA:SEGG, } \\ \text { SEGDP } \end{gathered}$ | $\begin{aligned} & \text { 12-15, } \\ & 17-20 \end{aligned}$ | Seven Segment and Decimal Point Drive Lines. 8 seven-segment drives and decimal point drive that source current to the display. |
| VDD | 16 | Positive Supply Voltage. Connect to +2.7 V to +5.5 V supply. Bypass this pin to GND with a $10 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ capacitor to avoid power supply ripple. |
| SDO | 21 | Serial-Data Output. The data into pin SDI is valid at pin SDO 16 clock cycles later. This pin is used to daisy-chain several devices and is never highimpedance. |
|  | Exposed Pad | Exposed Pad. This pin also functions as a heat sink. Solder it to a large pad or to the circuit-board ground plane to maximize power dissipation. |

## 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Section 6 Electrical Characteristics on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Table 3. Absolute Maximum Ratings

| Parameter |  | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Parameters |  |  |  |  |  |
| Input Voltage Range | VDD to GND | -0.3 | 7 | V |  |
|  | All other pins to GND | -0.3 | $\begin{gathered} 7 \text { or } \\ \text { VDD }+0.3 \end{gathered}$ | V |  |
| Current | DIG0:DIG7 Sink Current |  | 500 | mA |  |
|  | SEGA:SEGG, SEGDP |  | 100 | mA |  |
| Input Current (latch-up immunity) |  | $\pm 100$ |  | mA | Norm: JEDEC 78 |
| Electrostatic Discharge |  |  |  |  |  |
| Electrostatic Discharge | Digital outputs |  | 1000 | V | Norm: MIL 833 E method 3015 |
|  | All other pins |  | 1000 | V |  |
| Thermal Information |  |  |  |  |  |
| Thermal Resistance @JA |  |  | 30.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | on PCB |
| Temperature Ranges and Storage Conditions |  |  |  |  |  |
| Junction Temperature |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Package Body Temperature |  |  | +260 | ${ }^{\circ} \mathrm{C}$ | The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". <br> The lead finish for Pb -free leaded packages is matte tin $(100 \% \mathrm{Sn})$. |
| Humidity non-condensing |  | 5 | 85 | \% |  |
| Moisture Sensitive Level |  |  | 3 | \% | Represents a max. floor life time of 168h |

## 6 Electrical Characteristics

VDD $=2.7 \mathrm{~V}$ to 5.5 V, RSET $=9.53 \mathrm{k} \Omega$, $\mathrm{TAMB}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, typ. values @ $\mathrm{TAMB}=+25^{\circ} \mathrm{C}$ and $\mathrm{VDD}=5.0 \mathrm{~V}$ (unless otherwise specified).
Table 4. Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Operating Supply Voltage |  | 2.7 |  | 5.5 | V |
| IDDSD | Shutdown Supply Current | All digital inputs at VDD or GND, $\mathrm{TAMB}=+25^{\circ} \mathrm{C}$ |  | 0.2 | 2 | $\mu \mathrm{A}$ |
| IDD | Operating Supply Current | RSET = open circuit. |  | 0.35 | 0.6 | mA |
|  |  | All segments and decimal point on; ISEG $=-40 \mathrm{~mA}$. |  | 335 |  |  |
| fosc | Display Scan Rate | 8 digits scanned | 0.6 | 0.8 | 1.2 | kHz |
| IDIGIT | Digit Drive Sink Current | Vout $=0.65 \mathrm{~V}$ | 320 |  |  | mA |
| ISEG | Segment Drive Source Current | Vdd $=5.0 \mathrm{~V}, \mathrm{Vout}=(\mathrm{Vdd}-1 \mathrm{~V})$ | -37 | -42 | -47 | mA |
| $\Delta$ ISEG | Segment Drive Current Matching |  |  | 3 |  | \% |
| ISEG | Segment Drive Source Current | Average Current |  |  | 47 | mA |

Table 5. Logic Inputs/Outputs Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIH, IIL | Input Current SDI, SCL, LD | $\mathrm{VIN}=0 \mathrm{~V}$ or VDD | -1 |  | 1 | $\mu \mathrm{A}$ |
| VIH | Logic High Input Voltage SDI, SCL, LD, RESETN |  | 1.26 |  |  | V |
| VIL | Logic Low Input Voltage SDI, SCL, LD, RESETN |  |  |  | 0.54 | V |
| VoH | Output High Voltage | $\begin{gathered} \text { SDO, ISOURCE }=-1 \mathrm{~mA}, \\ \text { VDD }=5.0 \mathrm{~V} \end{gathered}$ | VDD - 1 |  |  | V |
|  |  | $\begin{gathered} \text { SDO, ISOURCE }=-1 \mathrm{~mA}, \\ \mathrm{VDD}=3.0 \mathrm{~V} \end{gathered}$ | Vdd - 0.5 |  |  |  |
| Vol | Output Low Voltage | SDO, IsINK = 1mA |  |  | 0.4 | V |
| $\Delta \mathrm{V}$ I | Hysteresis Voltage | SDI, SCL, LD |  | 1 |  | V |
|  | Open Detection Level Threshold |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ | $\underset{\text { VDD }}{0.75 x}$ | $\begin{aligned} & 0.8 \mathrm{x} \\ & \mathrm{VDD} \end{aligned}$ | V |
|  | Short Detection Level Threshold |  | 0.05x VDD | $\begin{aligned} & 0.1 \mathrm{x} \\ & \text { VDD } \end{aligned}$ | $\underset{\text { VDD }}{0.15 x}$ | V |

Table 6. SPI Timing Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tCP | SCL Clock Period |  | 100 |  |  | ns |
| tCH | SCL Pulse Width High |  | 20 |  |  | ns |
| tCL | SCL Pulse Width Low |  | 20 |  |  | ns |
| tCSS | LD to SCL Rise Setup Time |  | 25 |  |  | ns |
| tCSH | SCL Rise to LD Rise Hold Time |  | 10 |  |  | ns |
| tDS | SDI Setup Time |  | 0 |  |  | ns |
| tDH | SDI Hold Time |  | 5 |  |  | ns |
| tDO | Output Data Propagation Delay | CLOAD $=50 \mathrm{pF}$ |  |  | 25 | ns |
| tLDCK | LD Rising Edge to SCL Rising Edge |  | 20 |  |  | ns |
| tCSW | Minimum LD Pulse High |  | 20 |  |  | ns |
| tDSPD | Data-to-Segment Delay |  |  |  | 2.25 | ms |

See Figure 18 on page 8 for more information.

## 7 Typical Operating Characteristics

RSET $=9.53 \mathrm{k} \Omega$, VRset $=$ VDD,

Figure 3. Display Scan Rate vs. Supply Voltage;


Figure 5. Segment Current vs. Temperature;


Figure 7. Segment Current vs. Supply Voltage;


Figure 4. Display Scan Rate vs. Temperature;


Figure 6. Segment Current vs. RsET;


Figure 8. Segment Current vs. VDD; VRset $=2.8 \mathrm{~V}$


Figure 9. Vilgit vs. IDIGIT


Figure 11. IsEG vs. VSEG; VDD $=5 \mathrm{~V}$


Figure 13. IsEG vs. Vseg; VDD $=3.3 \mathrm{~V}$


Figure 10. Input High Level vs. Supply Voltage


Figure 12. IsEG vs. VsEG; VDD $=4 \mathrm{~V}$


Figure 14. ISEG vs. VSEG; VDD $=2.7 \mathrm{~V}$


## 8 Detailed Description

## Block Diagram

Figure 15. AS1118-Block Diagram


Figure 16. ESD Structure

valid for the pins.

- SDI
- SCL
- SDO
- LD
- ISET
- SEGA-G, SEGDP
- RESETN



## Serial-Addressing Format

The AS1118 contains a 16bit SPI interface to access the internal data and control registers of the device (see Digitand Control-Registers on page 9). The SPI interface is driven with the rising edge of SCL. A falling edge on LD signal indicates the beginning of an access on the SPI interface, the rising edge on LD determines an access on SPI. An access must consist of exactly 16bits for write operation and 8bits for read operation. Timing restrictions on the SPI interface pins are defined in Figure 18.
Table 7 shows the structure of the 16bit command word for writing data, Table 8 the 8bit command word for read operation.
D0 (write operation) / D8 (read operation) is the first bit to shift into the SPI interface after the falling edge of LD, is the last bit to write to SPI before rising edge of LD.
At a read operation an 8bit operation is executed. At the first rising edge of SCL after the rising edge of LD D7 of addressed register is written to SDO pin. At the next rising edge of SCL D6 is written to SDO pin. LD must be kept high during reading data from a internal data or control register of AS1118.
Table 7. 16-Bit Serial Data Format


Figure 17. Read operation


Figure 18. Interface Timing


## Initial Power-Up

On initial power-up, the AS1118 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation.

Note: The default settings enable only scanning of one digit; the internal decoder is disabled and the Intensity Control Register (see page 13) is set to the minimum values.

## Shutdown Mode

The AS1118 devices feature a shutdown mode, where they consume only 200 nA (typ) current. Shutdown mode is entered via a write to the Shutdown Register (see Table 9) or via pulling the pin RESTEN to logic low. When pin RESETN is set to logic low an according write to the Shutdown Register is done internally.
For the AS1118, at that point, all segment current sources and digital drivers are switched off, so that all segments are blanked. During shutdown mode the Digit-Registers maintain their data.

Note: When pin RESETN is pulled to logic high again, a write to the Shutdown Register in necessary to leave the shutdown mode.

Shutdown mode can either be used as a means to reduce power consumption or for generating a flashing display (repeatedly entering and leaving shutdown mode). For minimum supply current in shutdown mode, logic input should be at GND or VDD (CMOS logic level).

When entering or leaving shutdown mode, the Feature Register is reset to its default values (all 0s) when Shutdown Register bit D7 (page 10) $=0$.

Note: When Shutdown Register bit D7 = 1, the Feature Register is left unchanged when entering or leaving shutdown mode. If the AS1118 is used with an external clock, Shutdown Register bit D7 should be set to 1 when writing to the Shutdown Register.

## Digit- and Control-Registers

The AS1118 devices contain 8 Digit-Registers, 11 control-registers and 8 diagnostic-registers, which are listed in Table 8. All registers are selected using a 8 -bit address word, and communication is done via the serial interface.

- Digit Registers - These registers are realized with an on-chip 64-bit memory. Each digit can be controlled directly without rewriting the whole register contents.
- Control Registers - These registers consist of decode mode, display intensity, number of scanned digits, shutdown, display test and features selection registers.

Table 8. Register Address Map

| $\begin{array}{\|l\|} \hline \stackrel{\circ}{2} \\ \gtrless \end{array}$ | Register | Address |  |  |  |  |  |  |  |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7:D0 |  |
|  | No-Op | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 14 |
|  | Digit 0 | X | 0 | 0 | 0 | 0 | 0 | 0 | 1 | (see Table 11 on page 11, Table 12 on page 11 and Table 13 on page 11) | N/A |
|  | Digit 1 | X | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  | N/A |
|  | Digit 2 | X | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | N/A |
|  | Digit 3 | X | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | N/A |
|  | Digit 4 | X | 0 | 0 | 0 | 0 | 1 | 0 | 1 |  | N/A |
|  | Digit 5 | X | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | N/A |
|  | Digit 6 | X | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | N/A |
|  | Digit 7 | X | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | N/A |
|  | Decode-Mode | X | 0 | 0 | 0 | 1 | 0 | 0 | 1 | (see Table 10 on page 10) | 10 |
|  | Global Intensity | X | 0 | 0 | 0 | 1 | 0 | 1 | 0 | (see Table 17 on page 13) | 13 |
|  | Scan Limit | X | 0 | 0 | 0 | 1 | 0 | 1 | 1 | (see Table 19 on page 13) | 13 |
|  | Shutdown | X | 0 | 0 | 0 | 1 | 1 | 0 | 0 | (see Table 9 on page 10) | 9 |
|  | Not Used | X | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | N/A |
|  | Feature | X | 0/1 | 0 | 0 | 1 | 1 | 1 | 0 | (see Table 20 on page 14) | 14 |
|  | Display Test Mode | X | 0 | 0 | 0 | 1 | 1 | 1 | 1 | (see Table 14 on page 12) | 10 |
|  | DIG0:DIG1 Intensity | X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | (see Table 18 on page 13) |  |
|  | DIG2:DIG3 Intensity | X | 0 | 0 | 1 | 0 | 0 | 0 | 1 | (see Table 18 on page 13) |  |
|  | DIG4:DIG5 Intensity | X | 0 | 0 | 1 | 0 | 0 | 1 | 0 | (see Table 18 on page 13) |  |
|  | DIG6:DIG7 Intensity | X | 0 | 0 | 1 | 0 | 0 | 1 | 1 | (see Table 18 on page 13) |  |

Table 8. Register Address Map

| $\begin{array}{\|l\|} \hline 0.0 \\ \\ \hline \end{array}$ | Register | Address |  |  |  |  |  |  |  |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7:D0 |  |
| $\stackrel{\boxed{0}}{\square}$ | Diagnostic Digit 0 | X | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | N/A |
|  | Diagnostic Digit 1 | X | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  | N/A |
|  | Diagnostic Digit 2 | X | 1 | 0 | 1 | 0 | 1 | 1 | 0 |  | N/A |
|  | Diagnostic Digit 3 | X | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  | N/A |
|  | Diagnostic Digit 4 | X | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  | N/A |
|  | Diagnostic Digit 5 | X | 1 | 0 | 1 | 1 | 0 | 0 | 1 |  | N/A |
|  | Diagnostic Digit 6 | X | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  | N/A |
|  | Diagnostic Digit 7 | X | 1 | 0 | 1 | 1 | 0 | 1 | 1 |  | N/A |

Note: Write operation: D14=0; Read operation: D14=1.
The Shutdown Register controls AS1118 shutdown mode.
Table 9. Shutdown Register Format (Address $(H E X)=0 \times 0 C)$ )

| Mode | HEX |  |  |  |  |  | Register Data |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Code | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| Shutdown Mode, Reset Feature Register to Default Settings | $0 \times 00$ | 0 | X | X | X | X | X | X | 0 |  |  |
| Shutdown Mode, Feature Register Unchanged | $0 \times 80$ | 1 | X | X | X | X | X | X | 0 |  |  |
| Normal Operation, Reset Feature Register to Default Settings | $0 \times 01$ | 0 | X | X | X | X | X | X | 1 |  |  |
| Normal Operation, Feature Register Unchanged | $0 \times 81$ | 1 | X | X | X | X | X | X | 1 |  |  |

## Decode Enable Register (0x09)

The Decode Enable Register sets the decode mode. BCD/HEX decoding (either BCD code - characters 0:9, E, H, L, P, and -, or HEX code - characters $0: 9$ and A:F) is selected by bit D2 (page 14) of the Feature Register. The Decode Enable Register is used to select the decode mode or no-decode for each digit. Each bit in the Decode Enable Register corresponds to its respective display digit (i.e., bit D0 corresponds to digit 0 , bit D1 corresponds to digit 1 and so on). Table 11 lists some examples of the possible settings for the Decode Enable Register bits.

Note: A logic high enables decoding and a logic low bypasses the decoder altogether.
When decode mode is used, the decoder looks only at the lower-nibble (bits D3:D0) of the data in the Digit-Registers, disregarding bits D6:D4. Bit D7 sets the decimal point (SEG DP) independent of the decoder and is positive logic (bit D7 = 1 turns the decimal point on). Table 11 lists the code-B font; Table 12 lists the HEX font.
When no-decode mode is selected, data bits D7:D0 of the Digit-Registers correspond to the segment lines of the AS1118. Table 13 shows the $1: 1$ pairing of each data bit to the appropriate segment line.

Table 10. Decode Enable Register Format Examples

| Decode Mode | HEX <br> Code | Register Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| No decode for digits 7:0 | 0x00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Code-B/HEX decode for digit 0. No decode for digits 7:1 | $0 \times 01$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Code-B/HEX decode for digit 0:2. No decode for digits 7:3 | 0x07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| Code-B/HEX decode for digits 0:5. No decode for digits 7:6 | 0x3F | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| Code-B/HEX decode for digits 0,2,5. No decode for digits 1, 3, 4, 6, 7 | 0x25 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |

Table 11. Code-B Font

| Character | Register Data |  |  |  |  |  | Character | Register Data |  |  |  |  |  | Character | Register Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6:D4 | D3 | D2 | D1 | D0 |  | D7 | D6:D4 | D3 | D2 | D1 | D0 |  | D7 | D6:D4 | D3 | D2 | D1 | D0 |
| 5 |  | X | 0 | 0 | 0 | 0 | E |  | X | 0 | 1 | 1 | 0 | 11 |  | X | 1 | 1 | 0 | 0 |
| $1$ |  | X | 0 | 0 | 0 | 1 |  |  | X | 0 | 1 | 1 | 1 | 1 |  | X | 1 | 1 | 0 | 1 |
|  |  | X | 0 | 0 | 1 | 0 |  |  | X | 1 | 0 | 0 | 0 | $\square$ |  | X | 1 | 1 | 1 | 0 |
| $\square$ |  | X | 0 | 0 | 1 | 1 |  |  | X | 1 | 0 | 0 | 1 |  |  | X | 1 | 1 | 1 | 1 |
| 11 |  | X | 0 | 1 | 0 | 0 | - |  | X | 1 | 0 | 1 | 0 | . | $1^{*}$ | X | X | X | X | X |
|  |  | X | 0 | 1 | 0 |  | E |  | X | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |

The decimal point can be enabled with every character by setting bit D7 $=1$.
Table 12. HEX Font

| Character | Register Data |  |  |  |  |  | Character | Register Data |  |  |  |  |  | Character | Register Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6:D4 | D3 | D2 | D1 | D0 |  | D7 | D6:D4 | D3 | D2 | D1 | D0 |  | D7 | D6:D4 | D3 | D2 | D1 | D0 |
| 5 |  | X | 0 | 0 | 0 | 0 | E |  | X | 0 | 1 | 1 | 0 | 5 |  | X | 1 | 1 | 0 | 0 |
| 1 |  | X | 0 | 0 | 0 | 1 | 7 |  | X | 0 | 1 | 1 | 1 | E1 |  | X | 1 | 1 | 0 | 1 |
| $\square$ |  | X | 0 | 0 | 1 | 0 |  |  | X | 1 | 0 | 0 | 0 | E |  | X | 1 | 1 | 1 | 0 |
| 7 |  | X | 0 | 0 | 1 | 1 |  |  | X | 1 | 0 | 0 | 1 | $E$ |  | X | 1 | 1 | 1 | 1 |
| 11 |  | X | 0 | 1 | 0 | 0 | 5 |  | X | 1 | 0 | 1 | 0 |  | $1^{*}$ | X | X | X | X | X |
| $\square$ |  | X | 0 | 1 | 0 | 1 |  |  | X | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |

The decimal point can be enabled with every character by setting bit D7 $=1$.
Table 13. No-Decode Mode Data Bits and Corresponding Segment Lines

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Corresponding Segment Line | DP | A | B | C | D | E | F | G |

Figure 19. Standard 7-Segment LED
(

## Display-Test Mode

The AS1118 can detect open or shorted LEDs. Readout of either open LEDs (D2=1) or short LEDs ( $\mathrm{D} 1=1$ ) is possible, as well as a OR relation of open and short ( $\mathrm{D} 1=\mathrm{D} 2=1$ ). After a dignostic run bit D4 can be read to clearify if an error occurred before reading out detailed diagnostic data.
Note: All settings of the digit- and control-registers are maintained.
Table 14. Testmode Register Summary

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | REXT_short | REXT_open | LED_global | LED_test | LED_open | LED_short | DISP_test |

Table 15. Testmode Register Bit Description (Address $(H E X)=0 \times 0 F)$ )

| Addr: 0x0F |  | Address |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | D7:D0 |
| D0 | DISP_test | 0 | W | Optical display test. (Testmode for external visual test.) <br> 0: Normal operation; 1: Run display test (All digits are tested <br> independently from scan limit \& shutdown register.) |
| D1 | LED_short | 0 | W | Starts a test for shorted LEDs. (Can be set together with D2) <br> 0: Normal operation; 1: Activate testmode |
| D2 | LED_open | 0 | W | Starts a test for open LEDs. (Can be set together with D1) <br> 0: Normal operation; 1: Activate testmode |
| D3 | LED_test | 0 | $R$ | Indicates an ongoing open/short LED test <br> 0: No ongoing LED test; 1: LED test in progress |
| D4 | LED_global | 0 | $R$ | Indicates that the last open/short LED test has detected an error <br> 0: No error detected; 1: Error detected |
| D5 | REXT_open | 0 | $R$ | Checks if external resistor RExT is open <br> 0: RExT correct; 1: RExT is open |
| D6 | REXT_short | 0 | $R$ | Checks if external resistor RExT is shorted <br> 0: RExT correct; 1: RExT is shorted |
| D7 |  | 0 | - | Not used |

## LED Diagnostic Registers

These eight registers contain the result of the LED open/short test for the individual LED of each digit.
Table 16. LED Diagnostic Register Address

| Register |  |  |  |  | Segm | ent |  |  |  | Register |  |  |  |  | Seg | en |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Digit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Address | Digit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| $0 \times 14$ | DIG0 | DP | A | B | C | D | E | F | G | $0 \times 18$ | DIG4 | DP | A | B | C | D | E | F | G |
| $0 \times 15$ | DIG1 |  |  |  |  |  |  |  |  | $0 \times 19$ | DIG5 |  |  |  |  |  |  |  |  |
| $0 \times 16$ | DIG2 |  |  |  |  |  |  |  |  | $0 \times 1$ A | DIG6 |  |  |  |  |  |  |  |  |
| $0 \times 17$ | DIG3 |  |  |  |  |  |  |  |  | $0 \times 1 B$ | DIG7 |  |  |  |  |  |  |  |  |

Note: If more than 2 shorts occure in the LED array, detection of individual LED fault could become limited to blocs.

## Intensity Control Register (0x0A)

The brightness of the display can be controlled by digital means using the Intensity Control Registers and by analog means using RsET (see Selecting RSET Resistor Value and Using External Drivers on page 15). The intensity can be controlled globally for all digits, or for each digit individually. The global intensity command will write intensity data to all four individual brightness registers, while the individual intesity command will only write to the associated individual intensity register.

Display brightness is controlled by an integrated pulse-width modulator which is controlled by the lower-nibble of the Intensity Control Register. The modulator scales the average segment-current in 16 steps from a maximum of 15/16 down to $1 / 16$ of the peak current set by RSET.

Table 17. Intensity Register Format

| Duty Cycle | HEX Code | Register Data |  |  |  | Duty Cycle | HEX Code | Register Data |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSB | D2 | D1 | LSB |  |  | MSB | D2 | D1 | LSB |
| 1/16 (min on) | 0xX0 | 0 | 0 | 0 | 0 | 9/16 | 0xX8 | 1 | 0 | 0 | 0 |
| 2/16 | 0xX1 | 0 | 0 | 0 | 1 | 10/16 | 0xX9 | 1 | 0 | 0 | 1 |
| 3/16 | 0xX2 | 0 | 0 | 1 | 0 | 11/16 | 0xXA | 1 | 0 | 1 | 0 |
| 4/16 | 0xX3 | 0 | 0 | 1 | 1 | 12/16 | 0xXB | 1 | 0 | 1 | 1 |
| 5/16 | 0xX4 | 0 | 1 | 0 | 0 | 13/16 | 0xXC | 1 | 1 | 0 | 0 |
| 6/16 | 0xX5 | 0 | 1 | 0 | 1 | 14/16 | 0xXD | 1 | 1 | 0 | 1 |
| 7/16 | 0xX6 | 0 | 1 | 1 | 0 | 15/16 | 0xXE | 1 | 1 | 1 | 0 |
| 8/16 | 0xX7 | 0 | 1 | 1 | 1 | 15/16 (max on) | 0xXF | 1 | 1 | 1 | 1 |

Table 18. Intensity Register Address

| Register HEX Address |  | Register Data |  |
| :---: | :---: | :---: | :---: |
|  | Type | D7:D4 | D3:D0 |
| $0 \times 0 A$ | Global | X | Global Intensity |
| $0 \times 10$ | Digit | Digit 1 Intensity | Digit 0 Intensity |
| $0 \times 11$ | Digit | Digit 3 Intensity | Digit 2 Intensity |
| $0 \times 12$ | Digit | Digit 5 Intensity | Digit 4 Intensity |
| $0 \times 13$ | Digit | Digit 7 Intensity | Digit 6 Intensity |

## Scan-Limit Register (0x0B)

The Scan-Limit Register controls which of the digits are to be displayed. When all 8 digits are to be displayed, the update frequency is typically 0.8 kHz . If the number of digits displayed is reduced, the update frequency is increased. The frequency can be calculated using $8 \mathrm{fOSC} / \mathrm{N}$, where N is the number of digits. Since the number of displayed digits influences the brightness, RSET should be adjusted accordingly.

Note: To avoid differences in brightness this register should not be used to blank parts of the display (leading zeros).
Table 19. Scan-Limit Register Format (Address (HEX) $=0 \times 0 B$ ))

| Scan Limit | $\begin{aligned} & \text { HEX } \\ & \text { Code } \end{aligned}$ | Register Data |  |  |  | Scan Limit | $\begin{aligned} & \text { HEX } \\ & \text { Code } \end{aligned}$ | Register Data |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7:D3 | D2 | D1 | D0 |  |  | D7:D3 | D2 | D1 | D0 |
| Display digit 0 only | 0xX0 | X | 0 | 0 | 0 | Display digits 0:4 | 0xX4 | X | 1 | 0 | 0 |
| Display digits 0:1 | 0xX1 | X | 0 | 0 | 1 | Display digits 0:5 | 0xX5 | X | 1 | 0 | 1 |
| Display digits 0:2 | 0xX2 | X | 0 | 1 | 0 | Display digits 0:6 | 0xX6 | X | 1 | 1 | 0 |
| Display digits 0:3 | 0xX3 | X | 0 | 1 | 1 | Display digits 0:7 | 0xX7 | X | 1 | 1 | 1 |

## Feature Register (0x0E)

The Feature Register is used for enabling various features including switching the device into external clock mode, applying an external reset, selecting code-B or HEX decoding, enabling or disabling blinking, enabling or disabling the SPI-compatible interface, setting the blinking rate, and resetting the blink timing.

Note: At power-up the Feature Register is initialized to 0 .
Table 20. Feature Register Summary

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| blink <br> start | sync | blink__- <br> freq_sel | blink_en | NU | decode_sel | reg_res | clk_en |

Table 21. Feature Register Bit Descriptions (Address (HEX) = 0xXE)

| Addr: 0xXE |  | Feature Register |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Enables and disables various device features. |  |  |
| Bit | Bit Name | Default | Access | Bit Description |
| D0 | clk_en | 0 | R/W | External clock active. <br> $0=$ Internal oscillator is used for system clock. <br> 1 = Pin CLK of the serial interface operates as system clock input. |
| D1 | reg_res | 0 | R/W | Resets all control registers except the Feature Register. <br> $0=$ Reset Disabled. Normal operation. <br> $1=$ All control registers are reset to default state (except the Feature Register) identically after power-up. <br> Note: The Digit Registers maintain their data. |
| D2 | decode_sel | 0 | R/W | Selects display decoding for the selected digits (Table 10 on page 10). $0=$ Enable Code-B decoding (see Table 11 on page 11). <br> 1 = Enable HEX decoding (see Table 12 on page 11). |
| D3 | NU |  |  | Not used |
| D4 | blink_en | 0 | R/W | Enables blinking. $0=$ Disable blinking. $1=$ Enable blinking. |
| D5 | blink_freq_sel | 0 | R/W | Sets blink with low frequency (with the internal oscillator enabled): <br> $0=$ Blink period typically is 1 second ( 0.5 s on, 0.5 s off). <br> $1=$ Blink period is 2 seconds ( 1 s on, 1 s off). |
| D6 | sync | 0 | R/W | Synchronizes blinking on the rising edge of pin LD. The multiplex and blink timing counter is cleared on the rising edge of pin LD. By setting this bit in multiple devices, the blink timing can be synchronized across all the devices. |
| D7 | blink_start | 0 | R/W | Start Blinking with display enabled phase. When bit D4 (blink_en) is set, bit D7 determines how blinking starts. <br> $0=$ Blinking starts with the display turned off. <br> $1=$ Blinking starts with the display turned on. |

## No-Op Register (0xX0)

The No-Op Register is used when multiple AS1118 devices are cascaded in order to support displays with more than 8 digits. The cascading must be done in such a way that all SDO pins are connected to SDI of the next AS1118 (see Figure 20 on page 16). The LD and SCL signals are connected to all devices.
For example, if five devices are cascaded, in order to perform a write operation to the fifth device, the write-command must be followed by four no-operation commands. When the LD signal goes high, all shift registers are latched. The first four devices will receive no-operation commands and only the fifth device will receive the intended operation command, and subsequently update its register.

## 9 Typical Application

## Selecting Rset Resistor Value and Using External Drivers

Brightness of the display segments is controlled via RSET. The current that flows between VDD and ISET defines the current that flows through the LEDs.

Segment current is about 200 times the current in ISET. Typical values for RSET for different segment currents, operating voltages, and LED voltage drop (VLED) are given in Table 22 \& Table 23. The maximum current the AS1118 can drive is 47 mA . If higher currents are needed, external drivers must be used, in which case it is no longer necessary that the devices drive high currents.

Note: The display brightness can also be logically controlled (see Intensity Control Register (0x0A) on page 12).
Table 22. RsET vs. Segment Current and LED Forward Voltage, VDD $=2.7 \mathrm{~V}$ \& 3.3V \& 3.6V

| ISEG (mA) |  | VLED |  |  | VLED |  |  |  | VLED |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1.5 V | 2.0 V |  | 1.5V | 2.0 V | 2.5 V |  | 1.5V | 2.0 V | 2.5 V | 3.0 V |
| 40 |  | $5 \mathrm{k} \Omega$ | $4.4 \mathrm{k} \Omega$ | $\begin{aligned} & \stackrel{\rightharpoonup}{m} \\ & \text { n } \\ & 11 \\ & 0 \\ & \vdots \end{aligned}$ | $6.7 \mathrm{k} \Omega$ | $6.4 \mathrm{k} \Omega$ | $5.7 \mathrm{k} \Omega$ | $\begin{gathered} \stackrel{\rightharpoonup}{0} \\ 0 \\ 0 \\ 11 \\ 0 \\ 0 \end{gathered}$ | $7.5 \mathrm{k} \Omega$ | $7.2 \mathrm{k} \Omega$ | $6.6 \mathrm{k} \Omega$ | $5.5 \mathrm{k} \Omega$ |
| 30 |  | 6.9k $\Omega$ | 5.9k $\Omega$ |  | $9.1 \mathrm{k} \Omega$ | $8.8 \mathrm{k} \Omega$ | $8.1 \mathrm{k} \Omega$ |  | $10.18 \mathrm{k} \Omega$ | 9.8k $\Omega$ | $9.2 \mathrm{k} \Omega$ | $7.5 \mathrm{k} \Omega$ |
| 20 |  | $10.7 \mathrm{k} \Omega$ | 9.6k $\Omega$ |  | $13.9 \mathrm{k} \Omega$ | $13.3 \mathrm{k} \Omega$ | $12.6 \mathrm{k} \Omega$ |  | $15.6 \mathrm{k} \Omega$ | $15 \mathrm{k} \Omega$ | $14.3 \mathrm{k} \Omega$ | $13 \mathrm{k} \Omega$ |
| 10 |  | $22.2 \mathrm{k} \Omega$ | $20.7 \mathrm{k} \Omega$ |  | $28.8 \mathrm{k} \Omega$ | $27.7 \mathrm{k} \Omega$ | 26k $\Omega$ |  | $31.9 \mathrm{k} \Omega$ | $31 \mathrm{k} \Omega$ | $29.5 \mathrm{k} \Omega$ | $27.3 \mathrm{k} \Omega$ |

Table 23. RsET vs. Segment Current and LED Forward Voltage, VDD $=4.0 \mathrm{~V}$ \& 5.0 V

| $\begin{array}{\|c\|} \hline \text { ISEG } \\ (\mathrm{mA}) \end{array}$ |  | VLed |  |  |  |  |  | VLed |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1.5 V | 2.0 V | 2.5 V | 3.0 V | 3.5 V |  | 1.5V | 2.0 V | 2.5 V | 3.0 V | 3.5 V | 4.0 V |
| 40 | $>$0+110$\vdots$ | $8.6 \mathrm{k} \Omega$ | $8.3 \mathrm{k} \Omega$ | $7.9 \mathrm{k} \Omega$ | $7.6 \mathrm{k} \Omega$ | $5.2 \mathrm{k} \Omega$ | 2 | $11.35 \mathrm{k} \Omega$ | $11.12 \mathrm{k} \Omega$ | $10.84 \mathrm{k} \Omega$ | $10.49 \mathrm{k} \Omega$ | $10.2 \mathrm{k} \Omega$ | 9.9k $\Omega$ |
| 30 |  | $11.6 \mathrm{k} \Omega$ | $11.2 \mathrm{k} \Omega$ | 10.8k $\Omega$ | 9.9k $\Omega$ | $7.8 \mathrm{k} \Omega$ |  | $15.4 \mathrm{k} \Omega$ | $15.1 \mathrm{k} \Omega$ | $14.7 \mathrm{k} \Omega$ | $14.4 \mathrm{k} \Omega$ | $13.6 \mathrm{k} \Omega$ | $13.1 \mathrm{k} \Omega$ |
| 20 |  | $17.7 \mathrm{k} \Omega$ | $17.3 \mathrm{k} \Omega$ | $16.6 \mathrm{k} \Omega$ | 15.6k $\Omega$ | $13.6 \mathrm{k} \Omega$ |  | 23.6k $\Omega$ | $23.1 \mathrm{k} \Omega$ | $22.6 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega$ | $21.1 \mathrm{k} \Omega$ | 20.2k $\Omega$ |
| 10 |  | $36.89 \mathrm{k} \Omega$ | $35.7 \mathrm{k} \Omega$ | $34.5 \mathrm{k} \Omega$ | $32.5 \mathrm{k} \Omega$ | $29.1 \mathrm{k} \Omega$ |  | $48.9 \mathrm{k} \Omega$ | $47.8 \mathrm{k} \Omega$ | $46.9 \mathrm{k} \Omega$ | $45.4 \mathrm{k} \Omega$ | $43.8 \mathrm{k} \Omega$ | $42 \mathrm{k} \Omega$ |

## Calculating Power Dissipation

The upper limit for power dissipation (PD) for the AS1118 is determined from the following equation:

$$
\begin{equation*}
P D=(V D D \times 5 m A)+(V D D-V \text { LED })(D U T Y \times I \text { SEG } \times N) \tag{EQ1}
\end{equation*}
$$

## Where:

VDD is the supply voltage.
$D U T Y$ is the duty cycle set by intensity register (page 13).
$N$ is the number of segments driven (worst case is 8 )
VLED is the LED forward voltage
ISEG = segment current set by RSET

## Dissipation Example:

$$
\begin{gather*}
\text { ISEG }=40 \mathrm{~mA}, N=8, D U T Y=15 / 16, \mathrm{VLED}=2.2 \mathrm{~V} \text { at } 40 \mathrm{~mA}, \mathrm{VDD}=5 \mathrm{~V}  \tag{EQ2}\\
P D=5 \mathrm{~V}(5 \mathrm{~mA})+(5 \mathrm{~V}-2.2 \mathrm{~V})(15 / 16 \times 40 \mathrm{~mA} \times 8)=0.865 \mathrm{~W} \tag{EQ3}
\end{gather*}
$$

Thus, for a QSOP-24 package $\Theta \mathrm{JA}=+88^{\circ} \mathrm{C} / \mathrm{W}$, the maximum allowed TAMB is given by:

$$
\begin{equation*}
T_{J, M A X}=T_{A M B}+P D \times \Theta J A=150^{\circ} \mathrm{C}=T_{A M B}+0.865 \mathrm{~W} \times 88^{\circ} \mathrm{C} / \mathrm{W} \tag{EQ4}
\end{equation*}
$$

In this example the maximum ambient temperature must stay below $73.88^{\circ} \mathrm{C}$.

## 8x8 Dot Matrix Mode

The application example in Figure 20 shows the AS1118 in the $8 \times 8$ LED dot matrix mode.
The LED columns have common cathodes and are connected to the DIG0:7 outputs. The rows are connected to the segment drivers. Each of the 64 LEDs can be addressed separately. The columns are selected via the digits as listed in Table 8 on page 9.
The Decode Enable Register (see page 10) must be set to ' 00000000 ' as described in Table 10 on page 10. Single LEDs in a column can be addressed as described in Table 13 on page 11, where bit DO corresponds to segment $G$ and bit D7 corresponds to segment DP.

Note: For a multiple-digit dot matrix, multiple AS1118 devices can be cascaded easily.
Figure 20. Application Example as LED Dot Matrix Driver


## Supply Bypassing and Wiring

In order to achieve optimal performance the AS1118 should be placed very close to the LED display to minimize effects of electromagnetic interference and wiring inductance.
Furthermore, it is recommended to connect a $10 \mu \mathrm{~F}$ electrolytic and a $0.1 \mu \mathrm{~F}$ ceramic capacitor between pins VDD and GND to avoid power supply ripple (see Figure 15 on page 7).

## 10 Package Drawings and Markings

Figure 21. TQFN(4x4)-24 Marking


## Table 24. Packaging Code

| YY | WW | X | ZZ | ASSX | @ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| manufacturing year | manufacturing week | plant identifier | free choice / traceability code | marketing code | sublot identifier |

Figure 22. TQFN(4x4)-24 Package


DETAIL B


NOTE:

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGELS ARE IN DEGREES.
3. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP. DIMENSION L1 REPRESENTS TERMINAL FULL BACK FROM PACKAGE EDGE UP TO 0.15 mm IS ACCEPTABLE.
4 COPLANARITY APPLIES TO THE EXPOSED HEAT SLUG AS WELL AS THE TERMINAL.
4. RADIUS ON TERMINAL IS OPTIONAL.
5. N IS THE TOTAL NUMBER OF TERMINALS.

## 11 Ordering Information

The devices are available as the standard products shown in Table 25.
Table 25. Ordering Information

| Ordering Code | Marking | Desciption | Delivery Form | Package |
| :---: | :---: | :---: | :---: | :---: |
| AS1118-BQFT | ASSX | 64 LED Driver for Mobile <br> Applications with Error Detection | Tape and Reel | TQFN(4×4)-24 |

Note: All products are RoHS compliant and ams green.
Buy our products or get free samples online at ICdirect: http://www.ams.com/ICdirect
Technical Support is found at http://www.ams.com/Technical-Support
For further information and requests, please contact us mailto:sales@ams.com or find your local distributor at http://www.ams.com/distributor

## Copyrights

Copyright © 1997-2012, ams AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ${ }^{\circledR}$. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.
All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.
The information furnished here by ams AG is believed to be correct and accurate. However, ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

##  <br> Contact Information

## Headquarters

ams AG
Tobelbaderstrasse 30
A-8141 Unterpremstaetten, Austria
Tel: +43 (0) 31365000
Fax: +43 (0) 313652501

For Sales Offices, Distributors and Representatives, please visit:
http://www.ams.com/contact

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Display Drivers category:
Click to view products by ams manufacturer:
Other Similar products are found below :
AS3693B-ZTQT SCT2027CSSG ME2206AM6G WS3130S8P WS3132S7P WS3136D7P WS3256D8P WS3418AD7P WS9012S8P WS9620BDP FM6126QC TC7559C FM6565QB LYT3315D SCT2001ASIG SCT2024CSOG SCT2024CSSG SCT2167CSSG PR4401 PR4403 STP16CPC05XTTR WS2821B PR4402 RT8471GJ5 RT9284A-20GJ6E LP5562TMX TC7117ACLW DLD101Q-7 WS2818B SCT2004CSOG SCT2026CSOG SCT2026CSTG SCT2110CSSG LM3429MH PR4101A PR4404 AS1130-BSST CP2155DN10-A1 BCT3220ELA-TR AW2013DNR AW3641EDNR AW2023DNR WD3153D-10/TR LP3321QVF AW36404DNR AL8400SE-7 CD4511BE XD3914 MAX7219N XD7221

