## AS1130

## 132-LED Cross-Plexing Driver with Scrolling Function

## General Description

Figure 1:
Added Value of Using AS1130

The AS1130 is a compact LED driver for 132 single LEDs. The devices can be programmed via an $I^{2} \mathrm{C}$ compatible interface. The AS 1130 offers a $12 \times 11$ LED-matrix with $1 / 12$ cycle rate. The required lines to drive all 132 LEDs are reduced to 12 by using the cross-plexing feature optimizing space on the PCB. The whole LED-matrix driving 132 LEDs can be analog dimmed from 0 mA to 30 mA in 256 steps ( 8 bit ).

Additionally each of the 132 LEDs can be dimmed individually with 8 -bit allowing 256 steps of linear dimming. To reduce CPU usage up to 6 frames can be stored with individual time delays between frames to play small animations automatically.
The AS1130 operates from 2.7 V to 5.5 V and features a very low shutdown and operational current.

The device offers a programmable IRQ pin. Via a register it can be set on what event (CP_Request, Interface Timeout, Error-detection, POR, End of Frame or End of Movie) the IRQ is triggered.
Also hardware scroll function is implemented in the AS1130.
The device is available in an ultrasmall 20-Pin WL-CSP and an easy to solder 28-pin SSOP/TSSOP package.
Ordering Information and Content Guide appear at end of datasheet.

## Key Benefits \& Features

The benefits and features of AS1130, 132-LED Cross-Plexing Driver with Scrolling Function are listed below:

| Benefits | Features |
| :--- | :--- |
| - Worlds lowest PCB real estate vs LED count | - Up to 132 LEDs in a $12 \times 11$ matrix |
| - 16.7 M full color matrix with white balance | - 8-bit PWM per LED and current control per line |
| - Reduces MCU load and increases battery <br> lifetime | - 36 frames of memory with scrolling option |
| - Identifies defect LEDs and "removes" them <br> from the matrix | - Error detection and correction |

## Applications

The AS1130 is ideal for dot matrix displays in mobile phones, personal electronics and toys.

Figure 2:
AS1130- Typical Application Diagram


## Block Diagram

The functional blocks of this device are shown below:

Figure 3:
AS1130 Block Diagram


## Pin Assignment

Figure 4:
Pin Diagram (Top View)


Figure 5:
Pin Description

| Pin Number |  | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| 20-Pin <br> WL-CSP | 28-Pin SSOP / TSSOP |  |  |
| A3 | 1,7,14, 22, 28 | GND | Ground |
| C3 | 13 | RSTN | Reset Input. Pull this pin to logic low to reset all control registers (set to default values). For normal operation pull this pin to VDD. |
| D1 | 17 | ADDR | $I^{2} C$ Address. Connect to external resistor for $I^{2} C$ address selection. Up to 8 devices can be connected on one bus. See Figure 30 |
| D2 | 16 | SDA | Serial-Data I/O. Open drain digital I/O $I^{2} \mathrm{C}$ data pin. |
| D3 | 15 | SCL | Serial-Clock Input |


| Pin Number |  | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 20-Pin } \\ \text { WL-CSP } \end{gathered}$ | $\begin{aligned} & \text { 28-Pin } \\ & \text { SSOP / } \\ & \text { TSSOP } \end{aligned}$ |  |  |
| B3 | 3, 10, 18, 19, 26 | VDD | Positive Supply Voltage. Connect to $\mathrm{a}+2.7 \mathrm{~V}$ to +5.5 V supply. Bypass this pin with $10 \mu \mathrm{~F}$ capacitance to GND. |
| D4 | 12 | SYNC | Synchronization Clock Input or Output. The SYNC frequency for Input and Output is 1 MHz . For SYNC_OUT the frequency can be reduced to 32 kHz . |
| D5 | 11 | IRQ | Interrupt Request. Programmable Open drain digital Output. It can be set via an register after which event (Interface Timeout, POR, CP_ Request, Error Detection, End of Frame or End of Movie) the pin triggers an Interrupt Request. |
| $\begin{aligned} & \mathrm{A} 1, \mathrm{~A} 2, \mathrm{~A} 4, \mathrm{~A} 5, \\ & \mathrm{~B} 1, \mathrm{~B} 2, \mathrm{~B} 4, \mathrm{~B} 5 \\ & \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 4, \mathrm{C} \end{aligned}$ | $\begin{aligned} & 25,27,2,4 \\ & 23,24,5,6 \\ & 21,20,9,8 \end{aligned}$ | $\begin{aligned} & \text { CS0, CS1, CS6, CS7, } \\ & \text { CS2, CS3, CS8, CS9, } \\ & \text { CS4, CS5, CS10, CS11 } \end{aligned}$ | Sinks and Sources for 132 LEDs. |

## Absolute Maximum Ratings

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 6:
Absolute Maximum Ratings

| Parameter | Min | Max | Units |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Parameters |  |  |  |  |  |
| $V_{\text {DD }}$ to GND | -0.3 | 7 | V |  |  |
| All other pins to GND | -0.3 | $\begin{gathered} 7 \text { or } \\ \mathrm{V}_{\mathrm{DD}}+0.3 \end{gathered}$ | V |  |  |
| Sink Current |  | 500 | mA |  |  |
| Segment Current |  | 100 | mA |  |  |
| Input Current (latch-up immunity) | -100 | 100 | mA | JEDEC 78 |  |
| Electrostatic Discharge |  |  |  |  |  |
| Electrostatic Discharge (human body model) | $\pm 2$ |  | kV | MIL 883 E method 3015 |  |
| Temperature Ranges and Storage Conditions |  |  |  |  |  |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Storage Temperature Range | -55 | 125 | ${ }^{\circ} \mathrm{C}$ | For 20-Pin WL-CSP |  |
|  | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | For 28-pin SSOP/TSSOP |  |
| Package Body Temperature |  | 260 | ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { 28-pin } \\ & \text { SSOP/ } \\ & \text { TSSOP } \end{aligned}$ | IPC/JEDEC J-STD-020 ${ }^{(1)}$ The lead finish for Pb -free leaded packages is matte $\operatorname{tin}(100 \% \mathrm{Sn})$. |
|  |  |  |  | 20-Pin <br> WL-CSP | IPC/JEDEC J-STD-020 ${ }^{(1)}$ |
| Relative Humidity (non-condensing) | 5 | 85 | \% |  |  |
| Moisture Sensitivity Level | 1 |  |  | 20-Pin <br> WL-CSP | Represents an unlimited floor life time |
|  | 3 |  |  | 28-pin SSOP/ TSSOP | Represents a max. floor life time of 168h |

## Note(s):

[^0]Electrical Characteristics
$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V , typ. values are at $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ (unless otherwise specified). All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 7:
Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {AMB }}$ | Operating Temperature Range |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| T | Operating Junction Temperature Range |  | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Supply Voltage |  | 2.7 |  | 5.5 | v |
| $\mathrm{I}_{\mathrm{DD}}$ | Operating Supply Current | All current sources turned $\mathrm{ON}, @ \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  | 340 |  | mA |
|  |  | All current sources turned OFF, @ $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  | 0.5 |  |  |
| IDDSSD | Software Shutdown Supply Current | All digital inputs at $V_{D D}$ or GND @ $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  | 7 | 15 | $\mu \mathrm{A}$ |
| IDDFSD | Full Shutdown Supply Current | $\begin{aligned} & \text { Pin RSTN }=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| ${ }_{\text {DIGIT }}$ | Digit Drive Sink Current (drive capability of all sources of one digit ${ }^{(1)}$ ) |  |  |  | 360 | mA |
| $\mathrm{I}_{\text {SEG }}$ | Segment Drive Source Current LED ${ }^{(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=1.8 \mathrm{~V} \text { to } \\ & \mathrm{V}_{\mathrm{DD}}-400 \mathrm{mV} \end{aligned}$ | 28 | 30 | 32 | mA |
| $\Delta_{\text {SEG }}$ | Segment Drive Current Matching LED |  |  | 1 |  | \% |
|  | Device to Device Current Matching LED | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {DD }}=3.3 \mathrm{~V}$ |  | 1 |  | \% |
| $\mathrm{I}_{\text {LEAK }}$ | Leakage Output Current | All current sources OFF, <br> $\mathrm{V}_{\text {OUT }}=\mathrm{OV}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, <br> $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ |  | 0.005 | 0.5 | $\mu \mathrm{A}$ |
| $\Delta_{\text {LNR }}$ | Line Regulation | $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ |  | 0.25 |  | \%/V |
| $\Delta_{\text {LDR }}$ | Load Regulation | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} \text { to } \\ & \mathrm{V}_{\mathrm{DD}}-400 \mathrm{mV} \end{aligned}$ |  | 0.25 |  | \%/V |
| $\mathrm{V}_{\text {DSSAT }}$ | Saturation Voltage | $\begin{aligned} & \text { Current }=30 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ |  | 200 |  | mV |
| $\mathrm{R}_{\text {DSON(N) }}$ | Resistance for NMOS |  |  | 0.3 | 1 | W |


| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Open Detection Level <br> Threshold |  | $V_{\mathrm{DD}^{-}}$ <br> 0.4 | $\mathrm{V}_{\mathrm{DD}^{-}}$ <br> 0.1 |  | V |
|  | Short Detection Level <br> Threshold |  | 770 | 900 | mV |  |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency |  | 0.9 | 1 | 1.1 | MHz |
| $\mathrm{f}_{\text {REFRESH }}$ | Display Scan Rate | $12 \times 11$ matrix | 0.29 | 0.33 | 0.36 | kHz |
| $\mathrm{t}_{\text {RSTN }}$ | Reset Pulse Width Low |  | 500 |  |  | ns |

## Note(s):

1. Guaranteed by design.
2. $\mathrm{I}_{\mathrm{SEG}}=\frac{\mathrm{I}_{\max }-\mathrm{I}_{\min }}{\mathrm{I}_{\max }+\mathrm{I}_{\min }} \times 100$

Figure 8:
Logic Inputs/Outputs Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {IH }} \mathrm{I}_{\text {IL }}$ | Logic Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | CMOS Logic High Input Voltage |  | $0.7 \times \mathrm{V}_{\text {DD }}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | CMOS Logic Low Input Voltage |  |  |  | $0.3 \times \mathrm{V}_{\text {DD }}$ | V |
| $\Delta \mathrm{V}_{1}$ | CMOS Hysteresis Voltage |  |  | 0.3 |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Mobile Logic High Input Voltage ${ }^{(1)}$ |  | 1.6 |  |  | V |
| VIL | Mobile Logic Low Input Voltage ${ }^{(1)}$ |  |  |  | 0.6 | V |
| $\Delta \mathrm{V}_{\mathrm{I}}$ | Hysteresis Voltage ${ }^{(1)}$ |  |  | 0.1 |  | V |
| $\mathrm{V}_{\text {OL(SDA) }}$ | SDA Output Low Voltage | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{IRQ})}$ | IRQ Output Low Voltage | $\mathrm{I}_{\text {IINK }}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{SYNC}}$ OUT) | Sync Clock Output Low Voltage | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\begin{gathered} \mathrm{V}_{\mathrm{OH}\left(\mathrm{SYNC}_{-}\right.} \\ \text {OUT) } \end{gathered}$ | Sync Clock Output High Voltage | $\mathrm{I}_{\text {SOURCE }}=1 \mathrm{~mA}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-0.4$ | V |
|  | Capacitive Load for Each Bus Line |  |  |  | 400 | pF |

## Note(s):

1. Available on request, see Ordering \& Contact Information.

Figure 9:
$I^{2} \mathrm{C}$ Timing Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL Frequency |  | 100 |  | 1000 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus Free Time Between STOP and START Conditions |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HOLDSTART }}$ | Hold Time for Repeated START Condition |  | 260 |  |  | ns |
| tow | SCL Low Period |  | 500 |  |  | ns |
| $\mathrm{t}_{\mathrm{HIGH}}$ | SCL High Period |  | 260 |  |  | ns |
| $\mathrm{t}_{\text {SETUPSTART }}$ | Setup Time for Repeated START Condition |  | 260 |  |  | ns |
| $\mathrm{t}_{\text {SETUPDATA }}$ | Data Setup Time |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {RISE(SCL) }}$ | SCL Rise Time |  |  |  | 120 | ns |
| $\mathrm{t}_{\text {RISE(SCL1) }}$ | SCL Rise Time after Repeated START Condition and After an ACK Bit |  |  |  | 120 | ns |
| $\mathrm{t}_{\text {faLL }}(\mathrm{SCL})$ | SCL Fall Time |  |  |  | 120 | ns |
| $\mathrm{t}_{\text {RISE(SDA }}$ | SDA Rise Time |  |  |  | 120 | ns |
| $\mathrm{t}_{\text {FALL(SDA) }}$ | SDA Fall Time |  |  |  | 120 | ns |
| $\mathrm{t}_{\text {SETUPSTOP }}$ | STOP Condition Setup Time |  | 260 |  |  | ns |
| ${ }^{\text {t SPIKESUP }}$ | Pulse Width of Spike Suppressed |  |  |  | 6 | ns |

## Note(s):

1. The Min / Max values of the Timing Characteristics are guaranteed by design.

Figure 10:
Timing Diagram


Typical Operating Characteristics

Figure 11:
Segment Drive Current vs. Supply Voltage


Figure 12:
Segment Drive Current vs. Temperature


Figure 13:
Segment Drive Current vs. Output Voltage


Figure 14:
Ronnmos vs. Supply Voltage


Figure 15:
Open Detection Level vs. Supply Voltage


Figure 16:
Short Detection Level vs. Supply Voltage


Figure 17:
CMOS Logic Input Levels vs. Supply Voltage


Figure 18:
CMOS Logic Input Levels vs. Temperature


Figure 19:
MOBILE Logic Input Levels vs. Supply Voltage


Figure 20:
MOBILE Logic Input Levels vs. Temperature


Figure 21:
Oscillator Frequency vs. Supply Voltage


Figure 22:
Oscillator Frequency vs. Temperature


## Detailed Description

## Cross-Plexing Theorem

The cross-plexing theorem is using the fact that a LED has a forward and backward direction. A LED will only glow if there is a current flowing in forward direction. A parallel LED in backward direction will block the current flow. This effect is used in a cross-plexed matrix of LEDs.
Each CSx pin (CS0 to CS11) can be switched to VDD via the internal current source ("high"), to GND ("low") or not connected ("highZ").

The mode of operation which is controlled by an internal state machine looks like following. CS0 is switched to GND and all other CSx pins (CS1 to CS11) are controlled according to the settings in the On/Off Frame and Blink \& PWM registers (see Figure 31).
Than CS1 is switched to GND and all other CSx pins (CS0 and CS2 to CS11) are controlled according to the settings in the On/Off Frame and Blink \& PWM registers.

In this manner all LEDs in the matrix are scanned and turned on/off depending on the register settings.

## $I^{2}$ C Interface

The AS1130 supports the $I^{2} \mathrm{C}$ serial bus and data transmission protocol in fast mode at 1 MHz . The AS1130 operates as a slave on the $I^{2} C$ bus. The bus must be controlled by a master device that generates the serial clock (SCLK), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via the open-drain I/O pins SCLK and SDA.

Figure 23:
$I^{2}$ C Interface Initialization


AD2, AD1 and AD0 are defined by the pin ADDR, see $I^{2} C$ Device Address Byte.

Figure 24:
Bus Protocol


The bus protocol (as shown in Figure 24) is defined as:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

The bus conditions are defined as:

- Bus Not Busy. Data and clock lines remain HIGH.
- Start Data Transfer. A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.
- Stop Data Transfer. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.
- Data Valid. The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit. Within the $I^{2} C$ bus specifications a high-speed mode ( 3.4 MHz clock rate) is defined.
- Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.
- Figure 24 details how data transfer is accomplished on the $I^{2} C$ bus. Depending upon the state of the R/ $\bar{W}$ bit, two types of data transfer are possible:
- Master Transmitter to Slave Receiver. The first byte transmitted by the master is the slave address, followed by a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- Slave Transmitter to Master Receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The AS1130 can operate in the following slave modes:

- Slave Receiver Mode. Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- Slave Transmitter Mode. The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the AS1130 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.


## Command Byte

The AS1130 operation (see Figure 38) is determined by a command byte (see Figure 25).

Figure 25:
Command Byte

| MSB | 6 | 5 | 4 | 3 | 2 | 1 | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

Figure 26:
Command and Single Data Byte Received by AS1130


Figure 27:
Setting the Pointer to a Address Register to Select a Data Register for a Read Operation


Figure 28:
Reading N Bytes from AS1130


## $I^{2}$ C Device Address Byte

The address byte (see Figure 29) is the first byte received following the START condition from the master device.

Figure 29:
$I^{2}$ C Device Address Byte

| address: | 0 | 1 | 1 | 0 * | AD2 | AD1 | AD0 | $\mathrm{R} / \bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

*) can be factory set to 1

The bit 1, 2 and 3 of the address byte are defined through the resistor @ the device select pin ADDR (see Figure 30). A maximum of 8 devices with the same pre-set code can be connected on the same bus at one time.

- The last bit of the address byte $(R / \bar{W})$ define the operation to be performed. When set to a 1 a read operation is selected; when set to a 0 a write operation is selected.
- $I^{2} C$ Common address. All devices are responding on the address " 0111111 " if the function is enabled in the register AS1130 Config Register (0x06).

Following the START condition, the AS1130 monitors the $I^{2} C$ bus, checking the device type identifier being transmitted. Upon receiving the address code, and the R/W bit, the slave device outputs an acknowledge signal on the SDA line.

Figure 30:
Device Address

| I2C Address |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Description |
| 3:1 | i2c_addr | 000 | R | Defines the $I^{2} \mathrm{C}$ address of one device via an external resistor on pin ADDR <br> 000: $1 \mathrm{M} \Omega$ or floating <br> 001: $470 \mathrm{k} \Omega$ <br> 010: $220 \mathrm{k} \Omega$ <br> 011: $100 \mathrm{k} \Omega$ <br> 100: $47 \mathrm{k} \Omega$ <br> 101: $22 \mathrm{k} \Omega$ <br> 110: $10 \mathrm{k} \Omega$ <br> 111:4.7k $\Omega$ or GND |

The pin ADDR is scanned after start up (POR) and defines the address for the device. The device reacts to this address until a hardware reset (low on pin RSTN) is performed or the power-on-reset (POR) triggers again.
Note(s): The internal address decoder needs 5 ms to identify the address and to set up the device for this address.

## Initial Power-Up

On initial power-up, the AS1130 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation. To bring the device into normal operation the following sequence needs to be performed.

## Start-Up Sequence

- Power-up the AS1130 (connect VDD to a source), the devices is in shutdown;
- After 5 ms the address of the AS1130 is valid and the first $1^{2} \mathrm{C}$ command can be send.
- Define RAM Configuration; bit mem_conf in the AS1130 Config Register (see Figure 45)
- On/Off Frames
- Blink \& PWM Sets
- Dot Correction, if specified
- Define Control Register (see Figure 38)
- Current Source
- Display options
- Display picture / play movie
- To light up the LEDs set the shdn bit to ' 1 ' for normal operation mode (see Figure 48).


## Shutdown Mode

The AS1130 device features two different shutdown modes. A software shutdown via shutdown register (see Shutdown \& Open/Short Register (0x09)) and a hardware shutdown via the RSTN pin.

The software shutdown disables all LEDs and stops the internal operation of the logic. A shutdown mode via the RSTN pin additionally powers down the power-on-reset (POR) of the device. In this shutdown mode the AS1130 consumes only 100nA (typ.).

Register Description

## Register Selection

Within this register the access to one of the RAM sections, the Dot Correction or to the Control register is selected. After one section is selected this section is valid as long as an other section is selected.

Figure 31:
Register Selection Address Map

| Register Section | Address |  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{E} \\ & \mathrm{X} \end{aligned}$ | $\left.\begin{aligned} & A \\ & 7 \end{aligned} \right\rvert\,$ | $\begin{aligned} & \text { A } \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 3 \end{aligned}$ | $\left\|\begin{array}{l} \mathrm{A} \\ 2 \end{array}\right\|$ | $\left.\begin{aligned} & A \\ & 1 \end{aligned} \right\rvert\,$ | $\begin{aligned} & \mathrm{A} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{E} \\ & \mathbf{X} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{aligned} & D \\ & 6 \end{aligned}$ | $\begin{aligned} & \text { D } \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & D \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & D \\ & 0 \end{aligned}$ |  |
| NOP | $\begin{aligned} & 0 x \\ & \text { FD } \end{aligned}$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $\begin{aligned} & 0 x \\ & 00 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No operation |
| On/Off Frame 0 |  |  |  |  |  |  |  |  |  | $0 x$ 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | On/Offinformation for each frame (up to 36 frames) |
| On/Off Frame 1 |  |  |  |  |  |  |  |  |  | $0 x$ 02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| On/Off Frame 2 |  |  |  |  |  |  |  |  |  | $0 x$ 03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| $\ldots$ |  |  |  |  |  |  |  |  |  | ..... |  |  |  |  |  |  |  |  |  |
| On/Off Frame 34 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 23 \end{aligned}$ | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| On/Off Frame 35 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 24 \end{aligned}$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| Blink \& PWM Set 0 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 40 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Blink \& PWM Information Sets (up to 6 sets) |
| Blink \& PWM Set 1 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 41 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| Blink \& PWM Set 2 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 42 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| Blink \& PWM Set 3 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 43 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| Blink \& PWM Set 4 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 44 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| Blink \& PWM Set 5 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 45 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| Dot Correction |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 x \\ & 80 \end{aligned}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Selection of Dot Correction Register |
| Control Register |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 0x } \\ & \text { CO } \end{aligned}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Selection of Control Register |

## Data Definition of the Single Frames

One frame consists of 2 datasets, the On/Off dataset and the Blink \& PWM dataset. Where more On/Off frames can be linked to one PWM set. Depending on the used PWM sets more or less On/Off frames can be stored inside the AS1130 (see Figure 32).

Each On/Off frame needs to define the used Blink \& PWM dataset.

Figure 32:
RAM Configuration

| RAM Configuration | Blink \& PWM Set | On/Off Frame | On/Off Frame <br> with Dot Correction |
| :---: | :---: | :---: | :---: |
| 1 | 0 | $35 . .0$ | $34 . .0$ |
| 2 | 1,0 | $29 . .0$ | $28 . .0$ |
| 3 | $2,1,0$ | 23.0 | $22 . .0$ |
| 4 | $3 . .0$ | $17 . .0$ | $16 . .0$ |
| 5 | $4 . .0$ | 11.0 | $10 . .0$ |
| 6 | $5 . .0$ | $5 . .0$ | $4 . .0$ |

It is necessary to define the RAM configuration before data can be written to the frame datasets. The RAM configuration is defined in the AS1130 config register (see Figure 45) via bit 2:0 and bit 4 for Dot Correction.

Note(s): After a first write of data to the frames, the configuration is locked in the AS1130 config register and can be changed only after a reset of the device. A change of the RAM configuration requires to re-write the frame datasets.

## 12x11 LED Matrix

The AS1130 is configured to control one big LED matrix.

Figure 33:
AS1130 - Dot Matrix Structure


In Figure 34 it is described which databit represents which LED in the matrix. Per default all databits are ' 0 ', meaning no LED is on. A ' 1 ' puts the LED on.

Each Current Segment of the LED Matrix consists of 11 LEDs, therefore 2 bytes of data are required for one Current Segment. CSO is defined by the two bytes with address $0 \times 00$ and $0 \times 01$ and also includes the address of the used Blink \& PWM dataset for this frame.

## amu

Figure 34:
LEDs On/Off Frame Register Format

| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | [ |
| 0 | 0x00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 07 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 06 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 05 \end{gathered}$ | L |
|  | 0x01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | PWM [2] | PWM [1] | PWM [0] |  |
| 1 | 0x02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 17 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 16 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 15 \end{gathered}$ | L |
|  | 0x03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | x | x | x |  |
| 2 | 0x04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ 27 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 26 \end{gathered}$ | $\begin{aligned} & \text { LED } \\ & 25 \end{aligned}$ | L |
|  | 0x05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | x | x | x |  |
| 3 | $0 \times 06$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ 37 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 36 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 35 \end{gathered}$ | L |
|  | 0x07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | x | X | x |  |
| 4 | 0x08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 47 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 46 \end{gathered}$ | $\begin{aligned} & \text { LED } \\ & 45 \end{aligned}$ | L |
|  | 0x09 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | x | x | x |  |


| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | [ |
| 5 | 0x0A | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 57 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 56 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 55 \end{gathered}$ | L |
|  | 0x0B | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | X | X | X |  |
| 6 | 0x0C | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ 67 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 66 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 65 \end{gathered}$ | L |
|  | 0x0D | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | X | X | X |  |
| 7 | 0x0E | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ 77 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 76 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 75 \end{gathered}$ | L |
|  | 0x0F | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | X | X | X |  |
| 8 | 0x10 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 87 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 86 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 85 \end{gathered}$ | L |
|  | $0 \times 11$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | X | X | X |  |
| 9 | $0 \times 12$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 97 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 96 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 95 \end{gathered}$ | L |
|  | $0 \times 13$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | X | X | X |  |
| A | 0x14 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ \text { A7 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { A6 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { A5 } \end{gathered}$ | L |
|  | 0x15 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | X | X | X |  |

## ams Datasheet

[v2-01] 2016-Oct-12

## amil

| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | [ |
| B | 0x16 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | LED | $\begin{gathered} \text { LED } \\ \text { B6 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { B5 } \end{gathered}$ | L |
|  | $0 \times 17$ | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | X | X | X |  |

The Blink \& PWM sets contain blink on/off and the digital PWM information of PWM datasets is flexible according to the defined RAM configuration (se In the blink register (see Figure 35) every single LED can be set to blink. The register (see Display Option Register Format).

Figure 35:
LEDs Blink Frame Register Format

| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 |
| 0 | 0x00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 07 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 06 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 05 \end{gathered}$ |
|  | 0x01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | x | x |
| 1 | 0x02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 17 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 16 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 15 \end{gathered}$ |
|  | 0x03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | X | x | x |


| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 |
| 2 | 0x04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ 27 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 26 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 25 \end{gathered}$ |
|  | 0x05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | x | x | X |
| 3 | 0x06 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ 37 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 36 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 35 \end{gathered}$ |
|  | 0x07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | x | x | x |
| 4 | 0x08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 47 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 46 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 45 \end{gathered}$ |
|  | 0x09 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | x | x | x |
| 5 | 0x0A | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 57 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 56 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 55 \end{gathered}$ |
|  | 0x0B | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | X | X | X |
| 6 | 0x0C | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ 67 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 66 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 65 \end{gathered}$ |
|  | 0x0D | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | x | x | x |
| 7 | 0x0E | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ 77 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 76 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 75 \end{gathered}$ |
|  | 0x0F | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | x | X | x |

## ams Datasheet

[v2-01] 2016-Oct-12

## amul



In the PWM register (see Figure 36) the brightness of every single LED can

Figure 36:
LEDs PWM Register Format



| Segment |  | Address |  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{HE} \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { A } \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 4 \end{aligned}$ | A 3 | $\begin{aligned} & \mathrm{A} \\ & 2 \end{aligned}$ | $\begin{gathered} \mathbf{A} \\ 1 \end{gathered}$ | A | D 7 | D | D | D | D 3 | D | D | D 0 |
| 4 | LED40 | 0x44 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 255 steps for intensity each single LED |  |  |  |  |  |  |  |
|  | LED41 | 0x45 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LED42 | 0x46 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LED43 | 0x47 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LED44 | 0x48 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LED45 | 0x49 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LED46 | 0x4A | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LED47 | 0x4B | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LED48 | 0x4C | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LED49 | 0x4D | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LED4A | 0x4E | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
| 5 | LED50 | 0x4F | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 255 steps for intensity each single LED |  |  |  |  |  |  |  |
|  | LED51 | 0x50 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LED52 | 0x51 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LED53 | 0x52 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LED54 | 0x53 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LED55 | 0x54 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LED56 | 0x55 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LED57 | 0x56 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LED58 | 0x57 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LED59 | 0x58 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LED5A | 0x59 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
| $\qquad$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Segment |  | Address |  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { HE } \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 7 \end{aligned}$ | $\begin{gathered} A \\ 6 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & 1 \end{aligned}$ | A 0 | D | D | D | D | D | D | D | D |
| A | LEDAO | 0x86 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 255 steps for intensity each single LED |  |  |  |  |  |  |  |
|  | LEDA1 | 0x87 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LEDA2 | 0x88 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LEDA3 | 0x89 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LEDA4 | 0x8A | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LEDA5 | 0x8B | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LEDA6 | 0x8C | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LEDA7 | 0x8D | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LEDA8 | 0x8E | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LEDA9 | 0x8F | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LEDAO | 0x90 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| B | LEDB0 | $0 \times 91$ | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 255 steps for intensity each single LED |  |  |  |  |  |  |  |
|  | LEDB1 | 0x92 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LEDB2 | 0x93 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LEDB3 | 0x94 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LEDB4 | 0x95 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LEDB5 | 0x96 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LEDB6 | $0 \times 97$ | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |
|  | LEDB7 | 0x98 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
|  | LEDB8 | 0x99 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
|  | LEDB9 | 0x9A | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
|  | LEDBA | 0x9B | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |

## Dot Correction Register

The AS1130 offers a feature to define a correction factor for the analog current for every segment. This correction factor is called Dot Correction and is defined in the Dot Correction register (see Figure 37). The Dot Correction Register is selected via data 128 on addr 253.

Figure 37:
Dot Correction Register Format

| Segment | Address |  |  |  |  |  |  |  |  | Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A 7 | $\begin{aligned} & A \\ & 6 \end{aligned}$ | A 5 | A 4 | $\begin{aligned} & \text { A } \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & 2 \end{aligned}$ | $\begin{gathered} \text { A } \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{A} \\ & 0 \end{aligned}$ | D 7 | D | D 5 | D 4 | D | D 2 | D 1 | D |
| 0 | 0x00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 1 | $0 \times 01$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 2 | $0 \times 02$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 3 | $0 \times 03$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 4 | 0x04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 5 | 0x05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 6 | 0x06 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 7 | 0x07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 8 | 0x08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| 9 | 0x09 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| A | 0x0A | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 8 bit Dot Correction |  |  |  |  |  |  |  |
| B | 0x0B | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 8 bit Dot Correction |  |  |  |  |  |  |  |

## Control-Registers

The AS1130 device contains 14 control registers which are listed in Figure 38. All registers are selected using a 8-bit address word, and communication is done via the serial interface. Select the Control Register via the Register Selection (see Figure 31). The Control Register is selected via data 192 on addr 253.

Figure 38:
Control Register Address Map

| Register Name | HEX | Register Address |  |  |  |  |  |  |  | Register Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7:D0 |
| Picture | 0x00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | See Figure 39 |
| Movie | 0x01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | See Figure 40 |
| Movie Mode | 0x02 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | See Figure 41 |
| Frame Time / Scroll | 0x03 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | See Figure 42 |
| Display Option | 0x04 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | See Figure 43 |
| Current Source | 0x05 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | See Figure 44 |
| AS1130 Config | 0x06 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | See Figure 45 |
| Interrupt Mask | 0x07 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | See Figure 46 |
| Interrupt Frame Definition | 0x08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | See Figure 47 |
| Shutdown \& Open/Short | 0x09 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | See Figure 48 |
| $1^{2} \mathrm{C}$ Interface Monitoring | 0x0A | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | See Figure 49 |
| CLK Synchronization | 0x0B | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | See Figure 50 |
| Interrupt Status | 0x0E | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | See Figure 51 |
| AS1130 Status | 0x0F | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | See Figure 52 |
| Open LED | 0x20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
|  | $\qquad$ |  |  |  |  |  |  |  |  | See Figure 53 |
|  | 0x37 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  |

## Picture Register (0x00)

In this register it must be set if a picture is to display on the LED matrix or not. Also the address of the picture which should be displayed must be set within this register. The default setting of this register is $0 \times 00$.

Figure 39:
Picture Register Format

| 0x00 Picture Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | blink_pic | 0 | R/W | All LEDs in blink mode during display picture <br> 0: No blink <br> 1: All LEDs blink |
| 6 | display_pic | 0 | R/W | Display picture <br> 0: No picture <br> 1: Display picture |
| 5:0 | pic_addr | 000000 | R/W | Address of picture 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5 $\qquad$ <br> 100000: Frame 32 <br> 100001: Frame 33 <br> 100010: Frame 34 <br> 100011: Frame 35 |

## Note(s):

1. The display_pic bit (bit 6 in Picture Register) has lower priority than the display_movie bit (bit 6 in Movie Register).

## Movie Register (0x01)

In this register it must be set if a movie is to display on the LED matrix or not. Also the address of the first frame in the movie needs be set within this register. The default setting of this register is $0 \times 00$.

Figure 40:
Movie Register Format

| 0x01 Movie Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | blink_movie | 0 | R/W | All LEDs in blink mode during play movie 0: No blink <br> 1: All LEDs blink |
| 6 | display_movie | 0 | R/W | 0: No movie <br> 1: Start movie |
| 5:0 | movie_addr | 000000 | R/W | Address of first frame in movie 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5 $\qquad$ <br> 100000: Frame 32 <br> 100001: Frame 33 <br> 100010: Frame 34 <br> 100011: Frame 35 |

## Note(s):

1. The display_movie bit (bit 6 in Movie Register) has higher priority than the display_pic bit (bit 6 in Picture Register).

## Movie Mode Register (0x02)

Within this register two movie play options can be set. Per default this register is set to $0 \times 00$.

- In scroll mode a movie can stop with the last frame of the movie or scroll endless
- The number of frames to play in a movie

Figure 41:
Movie Mode Register Format

|  |  | Ox02 Movie Mode Register |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | blink_en | 0 | R/W | LED blink option ${ }^{(1)}$ <br> $\mathbf{0 :}$ Enabled <br> 1: Disabled |
| 6 | end_last | 0 | R/W | Defines at which frame a movie stops in scroll mode <br> 0: Movie ends with 1st frame <br> 1: Movie ends with last frame |
| $5: 0$ | movie_frames | 000000 | R/W |  |

## Note(s):

1. Disable blink option overrides any blink definition in PWM data definition or global blink definition in picture register \& movie register bit 7.

## Frame Time/Scroll Register (0x03)

Every single frame in a movie is displayed for a certain time before the next frame is displayed. This time can be set within this register with 4 bits. The stated values in Figure 42 are typical values.

Also the scroll options are set within this register. Per default this register is set to $0 \times 00$.

Figure 42:
Frame Time/Scroll Register Format

| 0x03 Frame Time/Scroll Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | frame_fad | 0 | R/W | Fade frame option (not available in 5 LED block configuration) <br> 0 : No fading <br> 1: Fading of a frame |
| 6 | scroll_dir | 0 | R/W | Scroll Direction <br> 0: Scroll to right <br> 1: Scroll to left |
| 5 | block_size | 0 | R/W | Define block size for scrolling <br> 0 : Scroll in full matrix <br> 1: Scroll in 5 LED blocks (current sources split in 2 sections, see Scroll Function) |
| 4 | Enable Scrolling | 0 | R/W | Scroll digits at play movie <br> 0 : No scrolling <br> 1: Scrolling digits at play movie |
| 3:0 | frame_delay | 0000 | R/W | Delay between frame change in a movie 0000: Play frame only one time <br> 0001: 32.5 ms <br> 0010: 65ms <br> 0011: 97.5ms <br> 0100: 130ms <br> 0101: 162.5 ms <br> 0110: 195ms <br> 0111: 227.5ms <br> 1000: 260 ms <br> 1001: 292.5 ms <br> 1010: 325 ms <br> 1011:357.5ms <br> 1100: 390 ms <br> 1101: 422.5 ms <br> 1110: 455 ms <br> 1111: 487.5 ms |

## Display Option Register (0x04)

In this register the number of loops in a movie are defined. With the scan-limit it can be controlled how many digits are displayed in each matrix. When all 12 digits in the matrix are displayed, the display scan rate is 430 Hz (typ.). If the number of digits to display is reduced, the update frequency is increased. Per default this register is set to $0 \times 20$.

Figure 43:
Display Option Register Format

| 0x04 Display Option Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:5 | loops | 001 | R/W | Number of loops played in one movie <br> 000: Not valid <br> 001: 1 loop <br> 010: 2 loops <br> 011: 3 loops <br> 100: 4 loops <br> 101: 5 loops <br> 110: 6 loops <br> 111: play movie endless (needs to be reset to 0-6 to stop movie); for scroll endless set bit end_last = ' 0 ' |
| 4 | blink_freq | 0 | R/W | Blink period <br> 0: 1.5s <br> 1:3s |
| 3:0 | scan_limit | 0000 | R/W | Number of displayed segments in one frame (scan-limit) <br> 0000: CSO <br> 0001: CS0 to CS1 <br> 0010: CS0 to CS2 <br> 0011: CS0 to CS3 <br> 0100: CS0 to CS4 <br> 0101: CS0 to CS5 <br> 0110: CS0 to CS6 <br> 0111: CS0 to CS7 <br> 1000: CS0 to CS8 <br> 1001: CS0 to CS9 <br> 1010: CS0 to CS10 <br> 1011: CS0 to CS11 |

## Note(s):

1. To stop a movie in play endless mode, bits D7:D5 have to be set to a value between 000 to 110 .

## Current Source Register (0x05)

Within this registers the current for every single LED can be set from 0 mA to 30 mA in 255 steps ( 8 bits). Per default this register is set to $0 \times 00$.

Figure 44:
Current Source Register Format

| 0x05 Current Source Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:0 | current | 00000000 | R/W | 00000000: 0mA <br> 11111111: 30 mA |

## AS1130 Config Register (0x06)

Per default this register is set to $0 \times 00$.

Figure 45:
AS1130 Config Register Format

| 0x06 AS1130 Config Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | low_vdd_rst | 0 | R/W | $\mathbf{0}$ : At the end of a movie or a display picture the "low_ VDD" flag is not changed <br> 1: At the end of a movie or a display picture, the "low_ VDD" flag is set to " 0 " |
| 6 | low_vdd_stat | 0 | R/W | This bit indicates the supply status <br> O: If low_VDD is detected, the Interrupt Status Register will be updated accordingly and pin IRQ is triggered. <br> 1: The low_VDD bit is directly mapped to the pin IRQ. This can be used to control an external DC/DC Converter or Charge Pump. In this case pin IRQ cannot be used for interrupt functionality, the Interrupt Status Register will be updated accordingly. |
| 5 | led_error_ correction | 0 | R/W | This bit defines the LED open handling <br> $\mathbf{0}$ : Open LEDs which are detected at LED open test, are NOT disabled <br> 1: Open LEDs which are detected at LED open test, are disabled |
| 4 | dot_corr | 0 | R/W | Analog current DotCorrection ${ }^{(1)}$ <br> 0 : Disabled <br> 1: Enabled |


| 0x06 AS1130 Config Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 3 | common_addr | 0 | R/W | $1^{2}$ C Common Address <br> 0 : Disabled <br> 1: Enabled (all AS1130 are reacting on the same address "0111111") |
| 2:0 | mem_conf | 000 | R/W | Define Memory Configuration ${ }^{(1)}$ <br> (see RAM Configuration) <br> 000: Invalid Configuration (default value) <br> 001: RAM Configuration 1 <br> 010: RAM Configuration 2 <br> 011: RAM Configuration 3 <br> 100: RAM Configuration 4 <br> 101: RAM Configuration 5 <br> 110: RAM Configuration 6 |

## Note(s):

1. This configuration is locked after the first write access to ON/OFF, PWM od DotCorrection data section. Unlock can be performed only by a reset of the device.

## Interrupt Mask Register (0x07)

Per default this register is set to $0 \times 20$.

Figure 46:
Interrupt Mask Register Format

| 0x07 Interrupt Mask Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | selected_pic | 0 | R/W | IRQ pin triggers if defined frame is displayed (see Interrupt Frame Definition Register (0x08)) <br> 0: Disabled <br> 1: Enabled |
| 6 | watchdog | 0 | R/W | IRQ pin triggers if the $\mathrm{I}^{2} \mathrm{C}$ watchdog triggers <br> 0 0: Disabled <br> 1: Enabled |
| 5 | por | 1 | R/W | IRQ pin triggers if POR is active <br> 0: Disabled <br> 1: Enabled |
| 4 | overtemp | 0 | R/W | $I R Q$ pin triggers if the overtemperature limit is reached <br> 0: Disabled <br> 1: Enabled |
| 3 | low_vdd | 0 | R/W | IRQ pin triggers if $V_{D D}$ is too low for used LEDs (low_VDD flag) <br> 0 0: Disabled <br> 1: Enabled |


|  |  | Ox07 Interrupt Mask Register |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 2 | open_err | 0 | R/W | IRQ pin triggers if an error on the open test occurs <br> $\mathbf{0 :}$ Disabled <br> 1: Enabled |
| 1 | short_err | 0 | R/W | IRQ pin triggers if an error on the short test occurs <br> $\mathbf{0 :}$ : Disabled <br> 1: Enabled |
| 0 | movie_fin | 0 | R/W | IRQ pin triggers if a movie is finished <br> $\mathbf{0 :}$ Disabled <br> 1: Enabled |

## Interrupt Frame Definition Register (0x08)

Per default this register is set to $0 \times 3 \mathrm{~F}$.
Figure 47:
Interrupt Frame Definition Register Format

| 0x08 Interrupt Frame Definition Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:6 | - | 00 | n/a |  |
| 5:0 | last_frame | 111111 | R/W | After this frame is displayed the last time (depending on the number of loops played in a movie) an interrupt will be triggered. <br> 000000: Frame 0 <br> 000001: Frame 1 <br> 000010: Frame 2 <br> 000011: Frame 3 <br> 000100: Frame 4 <br> 000101: Frame 5 $\qquad$ <br> 100000: Frame 32 <br> 100001: Frame 33 <br> 100010: Frame 34 <br> 100011: Frame 35 |

## Shutdown \& Open/Short Register (0x09)

Per default this register is set to $0 \times 02$.

Figure 48:
Shutdown \& Open/Short Register Format

| $0 \times 09$ Shutdown \& Open/Short Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:5 | - | 000 | n/a |  |
| 4 | test_all | 0 | R/W | The LED open/short test is performed on all LED locations <br> $\mathbf{0}$ : Disabled (unassembled or disabled LEDs will be detected as open) <br> 1: Enabled (unassembled LEDs will be detected as open) |
| 3 | auto_test | 0 | R/W | The automatic LED open/short test is started when bit display_pic ( $0 \times 00$ ) or bit display_movie ( $0 \times 01$ ) is set to "1" <br> 0: Disabled <br> 1: Enabled |
| 2 | manual_test | 0 | R/W | The manual LED open/short test is started after the update of Reg0x09 <br> 0: Disabled <br> 1: Enabled |
| 1 | init | 1 | R/W | $\mathbf{0}$ : Initialise control logic (internal state machine is reset again) <br> 1: Normal operation |
| 0 | shdn | 0 | R/W | $\mathbf{0}$ : Device is in shutdown mode (outputs are turned off, internal state machine stops) <br> 1: Normal operation |

The scan limit (0x04) defines also the number of segments for the open/short detection.

## $I^{2}$ C Interface Monitoring Register (0x0A)

This register is used to monitor the activity on the $I^{2} \mathrm{C}$ bus. If a deadlock situation occurs (e.g. the bus SDA pin is pulled to low and no communication is possible) the chip will reset the $I^{2} \mathrm{C}$ interface and the master is able to start the communication again.

The time window for the reset of the interface of the AS1130 can be set via 7 bits from $256 \mu$ s to 33 ms . The default setting of this register is 0xFF.

Figure 49:
$I^{2}$ C Interface Monitoring Register Format

| 0x0A I2C Interface Monitoring Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | - | 1 | n/a |  |
| 6:1 | Timeout window | 11111 | R/W | $\begin{aligned} & \text { Definition of the Timeout window }(0 \text { to } 127=>1 \text { to } \\ & 128 \times 256 \mu \mathrm{~s}) \\ & \mathbf{0 0 0 0 0 0 0}: 256 \mu \mathrm{~s} \\ & \ldots \ldots \ldots \ldots \\ & \mathbf{1 1 1 1 1 1 1 :} 32.7 \mathrm{~ms} \end{aligned}$ |
| 0 | i2c_monitor | 1 | R/W | $0: I^{2} \mathrm{C}$ monitoring off <br> 1: $I^{2} C$ monitoring on |

## CLK Synchronization Register (0x0B)

The default setting of this register is $0 \times 00$.

Figure 50:
CLK Synchronization Register Format

| 0x0B CLK Synchronization Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:4 |  | 0000 | n/a |  |
| 3:2 | clk_out | 00 | R/W | ```Adjustable clock out frequency 00: 1MHz 01: 500 kHz 10: 125 kHz 11: 32 kHz``` |
| 1 | sync_out | 0 | R/W | The internal oscillator is used as system-clk. The selected clk frequency is available on pin D4 for synchronization. (Output) ${ }^{(1)}$ <br> 0 : Disabled <br> 1: Enabled |


| Ox0B CLK Synchronization Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |  |  |  |
| 0 | sync_in | 0 | R/W | The internal oscillator is disabled. Pin D4 is used as clk <br> input for system-clk. ${ }^{(1)}$ <br> $\mathbf{0 : d i s a b l e d ~}$ <br> $\mathbf{1 : ~ e n a b l e d ~}$ |  |  |  |

## Note(s):

1. CLK synchronization is done via the SYNC pin. Only one option can be activated (Input or Output).

## Interrupt Status Register (0x0E)

This is a read only register. Within this register the cause of an interrupt can be read out. After power up or a reset the default setting of this register is $0 \times 20$. A read out command will set this register to default and the IRQ pin will be released again.

Figure 51:
Interrupt Status Register Format

| 0x0E Interrupt Status Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | frame_int | 0 | R | 0: No interrupt <br> 1: Defined Frame is displayed (see Interrupt Frame Definition Register (0x08)) |
| 6 | i2c_int | 0 | R | 0: No interrupt <br> 1: $I^{2} \mathrm{C}$ watchdog reports a deadlock on the interface |
| 5 | por_int | 1 | R | 0: No interrupt <br> 1: POR was triggered |
| 4 | overtemp_int | 0 | R | 0: No interrupt <br> 1: Overtemperature limit is reached |
| 3 | low_vdd_int | 0 | R | 0: No interrupt <br> 1: $\mathrm{V}_{\mathrm{DD}}$ is too low to drive requested current through the <br> LEDs |
| 2 | open_int | 0 | R | 0: No interrupt <br> 1: Error on open test |
| 1 | short_int | 0 | R | 0: No interrupt <br> 1: Error on short test |
| 0 | movie_int | 0 | R | 0 : No interrupt <br> 1: Play movie is finished |

## AS1130 Status Register (0x0F)

This is a read only register. From this register the actual status of the AS1130 can be read out. The default setting of this register is $0 \times 00$.

Figure 52:
AS1130 Status Register Format

| 0x0F AS1130 Status Register |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:2 | frame_on | 000000 | R | Actual displayed frame 000000: Frame 0 000001: Frame 1 000010: Frame 2 000011: Frame 3 000100: Frame 4 000101: Frame 5 $\qquad$ <br> 100000: Frame 32 <br> 100001: Frame 33 <br> 100010: Frame 34 <br> 100011: Frame 35 |
| 1 | movie_on | 0 | R | 0: No movie <br> 1: Movie playing |
| 0 | test_on | 0 | R | $\mathbf{0}$ : No test is running <br> 1: Open/short test ongoing |

## AS1 130 Open LED Register (0x20 to 0x37)

This is a read only register. From this register the LED's which failed with an o LED okay, a '0' stands for LED open. If a LED, which is physically not connect test will return a '0'.

Figure 53:
Open LED Register Format

| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 |
| 0 | 0x20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 07 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 06 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 05 \end{gathered}$ |
|  | 0x21 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0x22 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 17 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 16 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 15 \end{gathered}$ |
|  | $0 \times 23$ | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 2 | 0x24 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ 27 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 26 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 25 \end{gathered}$ |
|  | 0x25 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 3 | 0x26 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ 37 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 36 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 35 \end{gathered}$ |
|  | $0 \times 27$ | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

## ams Datasheet

[v2-01] 2016-Oct-12

## amili

| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 |
| 4 | 0x28 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 47 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 46 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 45 \end{gathered}$ |
|  | 0×29 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 5 | 0x2A | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $\begin{gathered} \hline \text { LED } \\ 57 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 56 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 55 \end{gathered}$ |
|  | 0×2B | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 6 | 0x2C | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ 67 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 66 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 65 \end{gathered}$ |
|  | 0×2D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 7 | 0x2E | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ 77 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 76 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 75 \end{gathered}$ |
|  | 0×2F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 8 | 0x30 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { LED } \\ 87 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 86 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 85 \end{gathered}$ |
|  | 0x31 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 | 0x32 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $\begin{gathered} \text { LED } \\ 97 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 96 \end{gathered}$ | $\begin{gathered} \text { LED } \\ 95 \end{gathered}$ |
|  | 0x33 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

Page 50
Document Feedback

AS 1130 - Register Description

| Segment | Address |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HEX | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 |
| A | 0x34 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | $\begin{gathered} \text { LED } \\ \text { A7 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { A6 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { A5 } \end{gathered}$ |
|  | 0x35 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| B | 0x36 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\begin{gathered} \text { LED } \\ \text { B7 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { B6 } \end{gathered}$ | $\begin{gathered} \text { LED } \\ \text { B5 } \end{gathered}$ |
|  | $0 \times 37$ | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

## Typical Application

## Scroll Function

The AS1130 offers a feature for scrolling a picture through the matrix without the need of communication via a $\mu \mathrm{P}$. The scrolling can be done in the whole matrix ( $12 \times 11$ ) or optimized for a ticker in a $5 \times 24$ matrix (see Figure 54).

Figure 54:
LED Configuration for 5LED Block Scroll Function


In the movie display mode the frame is shown in the matrix at once. On the contrary in the scroll function the frame is shifted through the matrix segment after segment (CS0 to CS1 to CS2 to CS3...).

Figure 55:
Scrolling


Figure 56:
Ticker Application with 5x96 LED Matrix


## LED Current Calculation

The current through a LED in the matrix is set via three registers (Current Source Register, Dot Correction and PWM). The resulting current through the single LED can be calculated as shown in the following.

First it is necessary to calculate the time how long one LED will be ON.
(EQ1) $\quad t_{\text {LEDon }}=\frac{P W M}{f_{\text {OSC }}}$
Where:
$\mathrm{t}_{\text {LEDon }}$ : Time where the LED is ON
PWM:. Value set in the register (0-256), see Figure 36
$\mathrm{f}_{\mathrm{OS}}$ : Frequency set in the CLK Synchronization Register, see
Figure 50.
The refresh rate is defined by the scan-limit and fosc.
(EQ2) $\quad t_{\text {REFRESH }}=\frac{(\text { scanlimit }+1) \times 256}{f_{\text {OSC }}}$
Where:
$\mathrm{t}_{\text {REFRESH: }}$ : Time needed to refresh the matrix scan-limit. is set via the Display Option Register (0-11), see Figure 43
$f_{\text {OSC }}$ : frequency set in the CLK Synchronization Register, see
Figure 50
With the LED on-time and the refresh rate an average LED ON factor can be calculated.
(EQ3) LEDon $_{\text {avg }}=\frac{\mathrm{t}_{\text {LEDon }}}{\mathrm{t}_{\text {REFRESH }}}=\frac{\mathrm{PWM}}{(\text { scanlimit }+1) \times 256}$
The resulting current is then the Segment Current (set in the Current Source Register) times the average LED ON factor.
(EQ4) $\quad \mathrm{I}_{\text {LEDavg }}=\mathrm{I}_{\text {SEG }} \times$ LEDon $_{\text {avg }}=\mathrm{I}_{\text {SEG }} \times \frac{\mathrm{PWM}}{(\text { scanlimit }+1) \times 256}$
Where:
$\mathrm{I}_{\mathrm{SEG}}$ : Segment Current set via register Figure 44
Example:
Assume that following conditions are set in the registers:
PWM $=256$, scan-limit $=5$ (half filled matrix, 66 LEDs),
$\mathrm{I}_{\mathrm{SEG}}=30 \mathrm{~mA}$
$(E Q 5) \quad \mathrm{I}_{\text {LEDavg }}=30 \mathrm{~mA} \times \frac{256}{(5+1) \times 256}=5 \mathrm{~mA}$

Package Drawings \& Markings
Figure 57:
20-Pin WL-CSP Package


## Note(s):

1. $\operatorname{Pin} 1=\mathrm{A} 1$
2. ccc coplanarity
3. All dimensions are in $\mu \mathrm{m}$.

Figure 58:
28-Pin SSOP Package


Note(s):

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters, angles in degrees.
3. N is the total number of terminals.

Figure 59:
28-Pin TSSOP Package


## Note(s):

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters, angles in degrees.
3. N is the total number of terminals.

Figure 60:
20-Pin WL-CSP Marking


Figure 61:
Packaging Code XXXX

## XXXX

Figure 62:
28-Pin SSOP Marking


Figure 63:
28-Pin TSSOP Marking

## AS1130 <br> YYWWRZZ @ <br> 

Figure 64:
Packaging Code YYWWRZZ

| YY | WW | $R$ | ZZ | @ |
| :--- | :--- | :--- | :--- | :---: |
| Last two digits of the <br> manufacturing year | Manufacturing <br> week | Plant <br> identifier | Free choice / traceability <br> code | Sublot identifier |

Ordering \& Contact Information
The devices are available as the standard products shown in Figure 65.

Figure 65:
Ordering Information

| Ordering Code | Package | Marking | Description | Logic Levels | Address | Delivery Form |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AS1130-BSST | 28-pin SSOP | AS1130 | 132-LED Cross-Plexing Driver with Scrolling Function | CMOS |  | Tape and Reel |
| AS1130B-BSST ${ }^{(1)}$ |  | AS1130B | 132-LED Cross-Plexing Driver with Scrolling Function | Mobile |  | Tape and Reel |
| AS1130C-BSST ${ }^{(1)}$ |  | AS1130C | 132-LED Cross-Plexing Driver with Scrolling Function | CMOS |  | Tape and Reel |
| AS1130D-BSST ${ }^{(1)}$ |  | AS1130D | 132-LED Cross-Plexing Driver with Scrolling Function | Mobile |  | Tape and Reel |
| AS1130-BTST | $\begin{aligned} & \text { 28-pin } \\ & \text { TSSOP } \end{aligned}$ | AS1130 | 132-LED Cross-Plexing Driver with scrolling Function | CMOS | 0x30-0x37 | Tape and Reel |
| AS1130B-BTST ${ }^{(1)}$ |  | AS1130B | 132-LED Cross-Plexing Driver with scrolling Function | Mobile |  | Tape and Reel |
| AS1130C-BTST ${ }^{(1)}$ |  | AS1130C | 132-LED Cross-Plexing Driver with scrolling Function | CMOS | 0x38-0x3E | Tape and Reel |
| AS1130D-BTST ${ }^{(1)}$ |  | AS1130D | 132-LED Cross-Plexing Driver with scrolling Function | Mobile |  | Tape and Reel |
| AS1130-BWLT | $\begin{gathered} \text { 20-Pin } \\ \text { WL-CSP } \end{gathered}$ | AS1130 | 132-LED Cross-Plexing Driver with Scrolling Function | CMOS | 0x30-0x37 | Tape and Reel |
| AS1130B-BWLT |  | AS1130B | 132-LED Cross-Plexing Driver with Scrolling Function | Mobile |  | Tape and Reel |
| AS1130C-BWLT ${ }^{(1)}$ |  | tbd | 132-LED Cross-Plexing Driver with Scrolling Function | CMOS | 0x38-0x3E | Tape and Reel |
| AS1130D-BWLT ${ }^{(1)}$ |  | tbd | 132-LED Cross-Plexing Driver with Scrolling Function | Mobile |  | Tape and Reel |

## Note(s):

1. On request

Buy our products or get free samples online at: www.ams.com/ICdirect

Technical Support is available at
www.ams.com/Technical-Support
Provide feedback about this document at:
www.ams.com/Document-Feedback
For further information and requests, e-mail us at: ams_sales@ams.com

For sales offices, distributors and representatives, please visit: www.ams.com/contact

## Headquarters

ams AG
Tobelbader Strasse 30
8141 Premstaetten
Austria, Europe

Tel: +43 (0) 31365000
Website: www.ams.com

## RoHS Compliant \& ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.
ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## Copyrights \& Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.
ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

## Document Status

| Document Status | Product Status | Definition |
| :---: | :--- | :--- |
| Product Preview | Pre-Development | Information in this datasheet is based on product ideas in <br> the planning phase of development. All specifications are <br> design goals without any warranty and are subject to <br> change without notice |
| Preliminary Datasheet | Pre-Production | Information in this datasheet is based on products in the <br> design, validation or qualification phase of development. <br> The performance and parameters shown in this document <br> are preliminary without any warranty and are subject to <br> change without notice |
| Datasheet | Production | Information in this datasheet is based on products in <br> ramp-up to full production or full production which <br> conform to specifications in accordance with the terms of <br> ams AG standard warranty as given in the General Terms of <br> Trade |
| Datasheet (discontinued) | Discontinued | Information in this datasheet is based on products which <br> conform to specifications in accordance with the terms of <br> ams AG standard warranty as given in the General Terms of <br> Trade, but these products have been superseded and <br> should not be used for new designs |

## Revision Information

| Changes from 2-00 (2016-Sep-21) to current revision 2-01 (2016-Oct-12) | Page |
| :--- | :---: |
| Updated Figure 60 | 58 |

## Note(s):

1. Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
2. Correction of typographical errors is not explicitly mentioned.

## Content Guide

## 1 General Description

1 Key Benefits \& Features
2 Applications
3 Block Diagram
4 Pin Assignment
6 Absolute Maximum Ratings
7 Electrical Characteristics
10 Typical Operating Characteristics
16 Detailed Description
16 Cross-Plexing Theorem
$161^{2} C$ Interface
19 Command Byte
$20 I^{2} \mathrm{C}$ Device Address Byte
22 Initial Power-Up
22 Start-Up Sequence
22 Shutdown Mode
23 Register Description
23 Register Selection
24 Data Definition of the Single Frames
25 12x11 LED Matrix
35 Dot Correction Register
36 Control-Registers
37 Picture Register (0x00)
38 Movie Register (0x01)
39 Movie Mode Register (0x02)
40 Frame Time/Scroll Register (0x03)
41 Display Option Register (0x04)
42 Current Source Register (0x05)
42 AS1130 Config Register (0x06)
43 Interrupt Mask Register (0x07)
44 Interrupt Frame Definition Register (0x08)
45 Shutdown \& Open/Short Register (0x09)
$46 I^{2} C$ Interface Monitoring Register ( $0 \times 0 \mathrm{~A}$ )
46 CLK Synchronization Register (0x0B)
47 Interrupt Status Register (0x0E)
48 AS1130 Status Register (0x0F)
49 AS1130 Open LED Register ( $0 \times 20$ to $0 \times 37$ )
52 Typical Application
52 Scroll Function
54 LED Current Calculation
55 Package Drawings \& Markings
60 Ordering \& Contact Information
62 RoHS Compliant \& ams Green Statement
63 Copyrights \& Disclaimer
64 Document Status
65 Revision Information

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:

## Click to view products by ams manufacturer:

Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 MIC2871YMK-T5 AL1676-10BS7-13 AL1676-20AS7-13 AP5726WUG-7 ICL8201 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AL3157F-7 AP5725FDCG-7 LV52204MTTBG AP5725WUG-7 STP4CMPQTR NCL30086BDR2G CAT4004BHU2-GT3 LV52207AXA-VH AP1694AS-13 TLE4242EJ KTD2027EWE-TR AS3688 IS31LT3172-GRLS4TR TLD2311EL KTD2694EDQ-TR KTZ8864EJAA-TR IS32LT3174-GRLA3-TR MP2488DN-LF-Z NLM0010XTSA1 AL1676-20BS7-13 ZXLD1370QESTTC MPQ7220GF-AEC1-P MPQ7220GR-AEC1-P MPQ4425BGJ-AEC1-P MPQ7220GF-AEC1-Z MPQ4425BGJ-AEC1-Z IS31FL3737B-QFLS4-TR IS31FL3239-QFLS4-TR KTD2058EUAC-TR KTD2037EWE-TR DIO5662ST6 KTD2026BEWE-TR MAX20052CATC/V+ MAX25606AUP/V+ BD6586MUV-E2 BD9206EFV-E2 LYT4227E LYT6079C-TL MP3394SGF-P MP4689AGN-P MPQ4425AGQB-AEC1-Z


[^0]:    1. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices".
