## AS5055A

## Low Power 12-Bit Magnetic Position Sensor

## General Description

The AS5055A is a single-chip magnetic position sensor with low voltage and low power features.

It includes an integrated Hall element array, a high resolution ADC and a smart power management controller.
The angle position, alarm bits and magnetic field information are transmitted over a 3-wire or 4-wire SPI interface to the microcontroller.

The AS5055A is available in a compact QFN 16-pin $4 \times 4 \times 0.85 \mathrm{~mm}$ package and specified over an operating temperature of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

For further understanding in regards to the contents of the datasheet, please refer to the Reference Guide located at the end of the document.

## Key Benefits \& Features

The benefits and features of AS5055A, Low Power 12-Bit Magnetic Position Sensor are listed below:

Figure 1:
Added Value of Using AS5055A

| Benefits | Features |
| :--- | :--- |
| Precise and reliable absolute angle measurement | 12-bit absolute angle position indication |
| Very low power consumption | $3 \mu \mathrm{~A}$ current consumption in low power mode |
| High reliability sensing | Immune to external magnetic stray fields |
| Synchronisation between microcontroller and sensor | Interrupt pin displays availability of new data |
| Ideal for small and compact designs | QFN-16 4x4 package |
| Industry-standard interface | 3- or 4-wire SPI interface |

## Applications

This sensor is optimized for a broad range of demanding applications including:

- Servo motor control
- Battery operated systems
- Robotics


## Block Diagram

The functional blocks of this sensor are shown below:

Figure 2:
AS5055A Block Diagram


Pin Assignment

Pin Assignments (Top View):
Package drawing is not to scale.

The AS5055A pin assignments are shown below.

Figure 3:
Pin Diagram


Figure 4:
Pin Description

| Pin Number | Name | Type | Description |
| :---: | :---: | :---: | :--- |
| 1 | MOSI | Digital input | SPI bus data input |
| 2 | MISO | Digital output, tri-state buffer | SPI bus data output |
| 3 | SCK | Digital input Schmitt trigger | SPI clock |
| 4 | SS/ | Digital input | SPI Slave Select, active low |
| 5 | NC |  |  |
| 6 | NC |  | Leave unconnected |
| 7 | NC |  |  |
| 8 | NC |  | Test pin, connect to VSS |
| 9 | Test |  | Analog |


| Pin Number | Name | Type | Description |
| :---: | :---: | :---: | :---: |
| 11 | VDDp | Supply | Peripheral power supply, 1.8V to VDD |
| 12 | VDD |  | Analog and digital power supply, 3.0V to 3.6V |
| 13 | VSS |  | Ground |
| 14 | WM | Digital I/O | Low: 3-wire mode <br> High: 4-wire mode |
| 15 | INT/ | Digital output, tri-state buffer | Interrupt output. Active LOW, when conversion is finished |
| 16 | NC | - | Leave unconnected |
| Epad | - | - | Exposed pad, leave unconnected |

## Absolute Maximum Ratings

Stresses beyond those listed in "Absolute Maximum Ratings" on page 5 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in "Electrical Characteristics" on page 6 is not implied. Exposure to absolute maximum rating conditions for periods may affect device reliability.

Figure 5:
Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Parameters |  |  |  |  |  |
| VDD | DC supply voltage | -0.3 | 5.0 | v |  |
| VDDp | Peripheral supply voltage | -0.3 | VDD+0.3 | v |  |
| Vin | Input pin voltage | -0.3 | 5.0 | v |  |
| $\mathrm{I}_{\text {scr }}$ | Input current (latchup immunity) | -100 | 100 | mA | Norm: JEDEC 78 |
| Electrostatic Discharge |  |  |  |  |  |
| ESD | Electrostatic discharge | $\pm 1$ | - | kV | Norm: MIL-STD-883 E method 3015 |
| Continuous Power Dissipation |  |  |  |  |  |
| $\Theta_{\mathrm{JA}}$ | Package thermal resistance | - | 33.5 | º/w | Velocity=0, Multi Layer PCB; JEDEC Standard Testboard |
| $\mathrm{P}_{\mathrm{t}}$ | Total power dissipation |  | 36 | mW |  |
| Temperature Ranges and Storage Conditions |  |  |  |  |  |
| $\mathrm{T}_{\text {strg }}$ | Storage temperature | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Tbody | Package body temperature |  | 260 | ${ }^{\circ} \mathrm{C}$ | The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 <br> "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". <br> The lead finish for Pb -free leaded packages is matte tin $(100 \% \mathrm{Sn})$. |
|  | Humidity non-condensing | 5 | 85 | \% |  |
| MSL | Moisture Sensitive Level |  | 3 |  | Represents a maximum floor life time of 168 h |

## Electrical Characteristics

## Operating Conditions

## Figure 6:

Operating Conditions

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | DC supply voltage |  | 3.0 | 3.6 | V |
| VDDp | Peripheral supply voltage |  | 1.8 | VDD | V |
| VIN | Input pin voltage |  | -0.3 | VDDp +0.3 | V |
| $\mathrm{T}_{\mathrm{amb}}$ | Ambient operating temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | External components | Power supply filter, pin VDD (see "Power Supply Filter" on page 10) | 2.2 | 4.7 | $\mu \mathrm{F}$ |
|  |  |  | 15 | 33 | $\Omega$ |
|  |  | Ceramic capacitor, pin VDDp to VSS | 100 |  | nF |

## System Parameters

Figure 7:
System Parameters

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {on }}$ | Current consumption | Normal operating mode |  |  | 8.5 | mA |
| $l_{\text {off }}$ | Current consumption | Low power mode with activated POR <br> (POR_OFF = 0x00) - default setting |  |  | 33 | $\mu \mathrm{A}$ |
|  |  | Low power mode with deactivated POR (POR_OFF = 0x5A) |  |  | 3 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {readout }}$ | Readout rate | Time between READ ANGLE command and INTERRUPT |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Pwrup }}$ | Power up time | Minimum time after power up before the sensor is operational |  |  | 580 | $\mu \mathrm{s}$ |
| $\mathrm{R}_{\mathrm{d}}$ | Lateral displacement range | Misalignment of the center of the magnet to the center of the die |  |  | $\pm 0.5$ | mm |
| $\mathrm{B}_{\mathrm{Z}}$ | Magnetic input field |  | 30 |  | 90 | mT |
| $\mathrm{B}_{\mathrm{ZOO}}$ | Magnetic input field range | Gain $=00$ | 58 |  | 90 | mT |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{B}_{\mathrm{Z} 01}$ | Magnetic input field range | Gain $=01$ | 51 |  | 80 | mT |
| $\mathrm{B}_{\mathrm{Z10}}$ | Magnetic input field range | Gain $=10$ | 39 |  | 62 | mT |
| $\mathrm{B}_{\mathrm{Z11}}$ | Magnetic input field range | Gain $=11$ | 30 |  | 47 | mT |
| $\mathrm{N}_{00}$ | Noise (rms) | Within $B_{z 00}$ magnetic input field range and Gain $=00$ |  |  | 0.128 | $\mathrm{deg}_{\mathrm{rms}}$ |
| $\mathrm{N}_{01}$ | Noise (rms) | Within $\mathrm{B}_{\mathrm{z} 01}$ magnetic input field range and Gain = 01 |  |  | 0.149 | $\mathrm{deg}_{\mathrm{rms}}$ |
| $\mathrm{N}_{10}$ | Noise (rms) | Within $\mathrm{B}_{\mathrm{z} 10}$ magnetic input field range and Gain = 10 |  |  | 0.192 | deg $_{\text {rms }}$ |
| $\mathrm{N}_{11}$ | Noise (rms) | Within $\mathrm{B}_{\mathrm{z} 11}$ magnetic input field range and Gain = 11 |  |  | 0.256 | $\mathrm{deg}_{\mathrm{rms}}$ |
| INL | Integral Non Linearity | Using Bomatec $6 \times 2.5 \mathrm{~mm}$ NdFeB magnet with a maximum $\mathrm{x} / \mathrm{y}$-displacement radius of 250 $\mu \mathrm{m}$ from package center | -1.41 |  | 1.41 | deg |
| $\mathrm{R}_{\text {PU/PD }}$ | Recommended pull-up or pull-down resistor | Applicable for daisy chain configuration | 10k |  | 50k | $\Omega$ |

## DC/AC Characteristics

Digital pads: MISO, MOSI, SCK, SS/, EN_INT/, INT/, WM
Figure 8:
DC/AC Characteristics

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  | $0.7^{*} \mathrm{VDDp}$ |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage | VDDp $>2.7 \mathrm{~V}$ |  | $0.3^{*} \mathrm{VDDp}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage | $\mathrm{VDDp}<2.7 \mathrm{~V}$ |  | $0.25^{*} \mathrm{VDDp}$ | V |
| $\mathrm{I}_{\text {LEAK }}$ | Input leakage current |  |  | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | High level output voltage |  | $\mathrm{VDDp}-0.5$ |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low level output voltage |  |  | $\mathrm{VSS}+0.4$ | V |
| $\mathrm{C}_{\mathrm{L}}$ | Capacitive load |  |  | 35 | pF |

## Detailed Description

## Noise Performance

This figure shows the Worst Case Noise Performance of the AS5055A at different gain settings which can be set in the Gain Register.

Figure 9:
Worst Case Noise Performance of the AS5055A


## Typical Application

The AS5055A uses on-chip Hall elements to convert the magnetic field component perpendicular to the surface of the chip into a voltage.

The signals from the Hall elements are amplified and filtered by the analog front-end (AFE) before being converted by the analog-to-digital converter (ADC). The output of the ADC is processed by the hardwired CORDIC (coordinate rotating digital computer) block to compute the angle and magnitude of the magnetic vector. The intensity of the magnetic field (magnitude) is used by the automatic gain control (AGC) to adjust the amplification level for compensation of temperature and magnetic field variations.
The internal 12-bit resolution is available by reading a register through the SPI interface. The IC settings in the AS5055A can be programmed through the SPI interface without any dedicated programmer.

Figure 10:
Typical Application Using SPI 4-Wire Mode and INT/ Output


Figure 10 shows how the AS5055A can be connected to a microcontroller. The SPI interface is a slave interface for accessing the on-chip registers. The INT/ output is an active-low interrupt for informing the host microcontroller when a new result is available.

## Power Supply Filter

Due to the sequential internal sampling of the Hall sensors, fluctuations on the analog power supply (pin\#12: VDD) may cause additional jitter of the measured angle. This jitter can be avoided by providing a stable VDD supply.

The easiest way to achieve that is to add a RC filter: $15 \Omega$ in series and $4.7 \mu \mathrm{~F}$ to ground as shown in Figure 10.
Alternatively, a filter: $33 \Omega+2.2 \mu \mathrm{~F}$ may be used. However with this configuration, the minimum supply voltage is 3.15 V .

## Reading an Angle

Sending a READ ANGLE command through the SPI interface automatically powers up the chip, drives INT/ high and starts another angle measurement. The completion of the angle measurement is indicated by driving the INT/ output low and clearing the WOW flag in the error status register. The microcontroller can respond to the interrupt by reading the angle value from the AS5055A over the SPI interface. (See Figure 11).
A READ ANGLE command must not be sent while a measurement is being performed as indicated by INT/ driven high or $W O W=1$.

## Reducing the Angle Jitter

The chip only performs a single angle measurement after a READ ANGLE command is received, after which it returns to low-power mode, so it is in normal operating mode for only a very short time ( $\mathrm{t}_{\text {pwrup }}$ ).

The angle jitter can be reduced by averaging several angle measurements in the microcontroller. For example, an averaging of four samples reduces the jitter by $6 \mathrm{~dB}(50 \%)$.

## Operating Modes

After a READ ANGLE command is sent, the angle is measured and internal calculations are started. During this time (normal operating mode) the INT/ output is high until the device finishes the calculations and a second READ ANGLE command may not be sent.

After the INT/ output is driven low the device goes into low-power mode. If the microcontroller doesn't monitor the INT/ output a minimum guard time ( $\mathrm{t}_{\text {readout }}$ ) must be inserted before the next READ ANGLE command can be sent.

After startup the AS5055A has higher power consumption than during low-power mode. When the POR cell is deactivated the chip uses less current during low-power mode (see POR Off Register).

Figure 11:
Operating Modes


Note: Even in low power mode, the power supply must be capable of supporting the active current $\left(I_{o n}\right)$ at least for maximum $t_{\text {readout }}$ until the AS5055A is suspended to low power mode.

## Daisy Chain

The AS5055A allows a Daisy Chain configuration as shown in Figure 21.

In this configuration the microcontroller can read multiple AS5055A chips using only 5 wires.

## SPI Interface

The 16-bit SPI interface provides read/write access to the on-chip registers. The interface only supports slave operation mode. It communicates at clock rates up to 10 MHz .
The AS5055A SPI uses mode $=1(C P O L=0, C P H A=1)$ to exchange data. As shown in Figure 12, a data transfer starts with the falling edge of CSn (SCL is low). The AS5055A samples the MOSI input on the falling edge of SCL. SPI commands are executed at the end of the frame (rising edge of $C S n$ ). The bit order is MSB first. Data is protected by parity.

## SPI Timing

Figure 12:
SPI Timing Diagram


Figure 13:
SPI Timing

| Parameter | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $t_{\mathrm{L}}$ | Time between CSn falling edge and CLK rising edge | 50 | ns |  |
| $\mathrm{t}_{\mathrm{clk}}$ | Serial clock period | 100 | ns |  |
| $\mathrm{t}_{\mathrm{clkL}}$ | Low period of serial clock | 50 | ns |  |
| $\mathrm{t}_{\mathrm{clkH}}$ | High period of serial clock | Time between last falling edge of CLK and rising edge <br> of CSn | 50 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | High time of CSn between two transmissions | 50 | ns |  |
| $\mathrm{t}_{\mathrm{CSn}}$ | Data input valid to falling clock edge | 20 | ns |  |
| $\mathrm{t}_{\mathrm{MOSI}}$ | CLK edge to data output valid |  | 35 | ns |
| $\mathrm{t}_{\text {MISO }}$ | Release bus time after CS rising edge. |  | 50 | ns |
| $\mathrm{t}_{\mathrm{OZ}}$ |  |  |  |  |

## SPI Wire Mode Selection

The SPI interface can be set in two different modes: 3-wire mode or 4-wire mode.

Figure 14:
Wire Mode Selection

| WM (Pin 14) | Connection option |
| :---: | :---: |
| 0 | 3-wire mode |
| 1 | 4-wire-mode |

## SPI Transaction

An SPI transaction consists of a 16-bit command frame followed by a 16 -bit data frame. Figure 15 shows the structure of the command frame.

## SPI Command Frame

Figure 15:
SPI Command Frame

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W | Address 14:1 |  |  |  |  |  |  |  |  |  |  |  |  |  | PAR |


| Bit | Name | Description |
| :---: | :---: | :--- |
| 15 | R/W | $0=$ Write, $1=$ Read |
| $14: 1$ | Address | 14 bit address to read or write |
| 0 | PAR | Parity bit (even) calculated on the upper 15 bits |

To increase the reliability of communication over the SPI, an even parity bit (PAR) must be generated and sent. A wrong setting of the parity bit causes the PARITY bit in the error status register of the AS5055A to be set. The parity bit is calculated from the upper 15 -bits of the command frame. The 16 -bit command specifies the address and whether the transaction is a read or a write.

## SPI Read Data Frame

Figure 16:
SPI Read Data Frame

| Bit | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data $15: 2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Bit | Name | Description |
| :---: | :---: | :--- |
| $15: 2$ | Data | 14 bit read data |
| 1 | EF | $0=$ no command frame error occurred, $1=$ error occurred |
| 0 | PAR | Parity bit (even) calculated on the upper 15 bits |

The data is sent from the AS5055A to the microcontroller on the MISO output. The parity bit PAR is calculated for the upper 15 bits. If an error is detected in the previous SPI command frame, the EF bit is set. The addressed register is sampled on the rising edge of CSn and the data is transmitted on MISO with the next read command, as shown in Figure 17.

Figure 17:
SPI Read


## SPI Write Data Frame

Figure 18:
SPI Write Data Frame

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data 15:2 |  |  |  |  |  |  |  |  |  |  |  |  |  | DC | PAR |


| Bit | Name | Description |
| :---: | :---: | :--- |
| $15: 2$ | Data | 14 bit write data |
| 1 | DC | Don't Care |
| 0 | PAR | Parity bit (even) calculated on the upper 15 bits |

The parity bit PAR is calculated for the upper 15 bits.
In a SPI write transaction, the write command frame (e.g. Write ADD[n]) is followed by a data frame (e.g. DATA [x]). In addition to writing an address in the AS5055A, a write command frame causes the old contents of the addressed register (e.g. DATA [y]) to be sent on MISO in the following frame. This is followed by the new contents of the addressed register (DATA [x]) as shown in Figure 19.

Figure 19:
SPI Write Transaction


## SPI Connection to the microcontroller

Figure 20:
Single Slave Mode


## Daisy Chain, 4 Wire

Figure 21:
Daisy Chain, 4 Wire


## Registers

The on-chip registers are shown in Figure 22.

Figure 22:
Registers

| Name | Address | Bits | Mod | Default | Description |
| :---: | :---: | :---: | :---: | :---: | :--- |
| POR Off | $0 \times 3 F 22$ | $7: 0$ | R/W | $0 \times 0000$ | Power On Reset Off |
| Software Reset | $0 \times 3$ C00 | $13: 0$ | W | $0 \times 0000$ | Software Reset |
| Master Reset | $0 \times 33$ A5 | $13: 0$ | W | $0 \times 0000$ | Master Reset |
| Clear EF | $0 \times 3380$ | $13: 0$ | R | $0 \times 0000$ | Clear Error Flag |
| NOP | $0 \times 0000$ | $13: 0$ | W | $0 \times 0000$ | No Operation |
| AGC | $0 \times 3 F F 8$ | $5: 0$ | R/W | $0 \times 0020$ | Automatic Gain Control |
| Angular Data | $0 \times 3$ FFF | $13: 0$ | R | $0 \times 0000$ | Measured Angle |
| Error Status | $0 \times 335$ A | $13: 0$ | R | $0 \times 0000$ | Error Status Register |
| System Config | $0 \times 3 F 20$ | $9: 13$ | R | $0 \times 000$ | System Configuration Register 1 |

## POR Off (0x3F22)

Writing the value $0 \times 5 \mathrm{~A}$ to the POR Off Register ( $0 \times 3 \mathrm{~F} 22$ ) deactivates the POR cell and reduces the current consumption in low power mode (loff $)$.

## Software Reset (0x3C00)

Writing to the Software Reset Register initiates a Software Reset. With the RES SPI bit of the Data Package set to 1 it is possible to reset the SPI registers. After a software reset a new angle conversion is started; this is needed to set the AS5055A into an initial state. This angle is not readable by the microcontroller.

The AS5055A is ready as soon as INT/ is driven low or a minimum time ( $\mathrm{t}_{\text {readout }}$ ) has elapsed.

Figure 23:
Software Reset Command

| Bit | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Content | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DC | PAR |

Figure 24:
Data Package


| Bit | Name | Description |
| :---: | :---: | :--- |
| $15: 3$ | DC | Don't Care |
| 2 | RES SPI | If set to 1 the SPI registers are reset as well |
| 1 | DC | Don't Care |
| 0 | PAR | Parity bit (even) calculated on the upper 15 bits |

## Master Reset (0x33A5)

Writing to the Master Reset Register initiates a Master Reset. This is similar to the Software Reset with the difference that no data package is needed.

Figure 25:
Master Reset Command

| Bit | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Content | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | PAR |

## Clear Error Flag ( $0 \times 3380$ )

Reading from the Clear Error Flag Register clears the Error Flag which is contained in every Read Data Frame. The Read data is $0 \times 0000$ which indicates a successful clear command.

Figure 26:
Clear Error Flag Command

| Bit | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Content | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PAR |

Possible Conditions which force the Error Flag to be set:

- Wrong parity
- Wrong command
- Wrong number of clocks

Note: If the error flag is set to 1 because of a communication problem the flag remains set until a Clear Error Flag Command is executed.

## No Operation (0x0000)

The No Operation (NOP) command represents a dummy write to the AS5055A. If no error happens the chip responds with $0 \times 0000$.

Figure 27:
NOP Command

| Bit | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Content | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PAR |

## AGC - Automatic Gain Control (0x3FF8)

Writing a value different than zero to this register, stops the AGC loop and keeps a constant AGC value.

Figure 28:
AGC

| Name | Read/Write | Bit Position | Description |
| :---: | :---: | :---: | :---: |
| AGC | R/W | $5: 0$ | Automatic Gain Control value |

## Angular Data (0x3FFF)

Figure 29:
Angular Data

| Name | Read/Write | Bit Position | Description |
| :---: | :---: | :---: | :--- |
| Alarm Lo | R | 13 | Alarm flag, which indicates a too low magnetic field |
| Alarm Hi | R | 12 | Alarm flag, which indicates a too high magnetic field |
| Angle Value | R | $11: 0$ | Angular value in 12 bit binary code |

## Alarm Bits

Figure 30:
Alarm Bits

| Alarm Hi | Alarm Lo | Description |
| :---: | :---: | :--- |
| 0 | 0 | AGC level is higher than the minimum value and lower than the maximum <br> value. |
| 0 | 1 | AGC level is equal or even lower than the minimum level. Magnetic field is too <br> weak. |
| 1 | 0 | AGC level is equal or even higher than the maximum level. Magnetic field is too <br> strong. |
| 1 | 1 | Indicates if a major system error has occurred. (Error flags can be read out with <br> the error status register) |

## Error Status (0x335A)

For detailed information of the Error Status Register please refer to "Error Monitoring" on page 22.

## System Configuration Register 1 (0x3F20)

Figure 31:
System Configuration Register

| Name | Read/Write | Bit Position | Description |
| :---: | :---: | :---: | :--- |
| Resolution | R | $13: 12$ | 00 indicates 12 bit resolution |
| Chip ID | R | $11: 9$ | Silicon version 010 |
| Gain | R | $4: 3$ | Sets gain setting |

## Error Monitoring

The correct operation and communication of the AS5055A is ensured by several error flags. Every read access is supported by a communication error flag (EF) to indicate a transmission error in a previous host transmission.
For additional information on the Error Status, please refer to the application note AN5000_ErrorMonitoring.

## Error Status Register

Figure 32:
Error Status Register and Description

| Bit | Type | Description |
| :---: | :---: | :---: |
| Error Status DSP |  |  |
| 13 | Reserved |  |
| 12 | FIELD_ALARM_LO | AGC level is equal or even higher than the maximum level. Magnetic field is too weak. |
| 11 | FIELD_ALARM_HI | AGC level is equal or even lower than the minimum level. Magnetic field is too strong. |
| 10 | RANGE | The RANGE flag signals that the Hall bias circuit has reached the head room limit. This might occur at the combination of low supply voltage, high temperature and low magnetic field. In this case, manually reducing the AGC setting (Figure 28) can be used to recover a valid Hall biasing condition. |
| 9 | CORDICOV | The CORDIC calculates the angle. An error occurs when the input signals of the CORDIC are too large. The internal algorithm fails. |
| 8 | ADCOV | The ADCOV bit occurs if the magnetic input field strength is too large for at least one Hall element. This can be the case if the magnet is displaced. |
| Error Status System |  |  |
| 7 | Reserved |  |
| 6 | Reserved |  |
| 5 | Reserved |  |
| 4 | wow | When a READ ANGLE command is in progress, the WOW flag is set to 1. At the end of the measurement the WOW flag is cleared to 0 . Only in case of deadlock the WOW flag is stuck high; in which case a MASTER RESET must be sent to clear the deadlock. |
| Error Status SPI |  |  |
| 3 | Reserved |  |
| 2 | ADDMON | Set to high when non existing address is used. |
| 1 | CLKMON | Set to high when the amount of clock cycles is not correct. |
| 0 | PARITY | Set to high when the transmitted parity bit does not match to calculated parity bit. |

## Package Drawings \& Markings

The device is available in a 16 -pin QFN ( $4 \times 4 \times 0.9 \mathrm{~mm}$ ) package. The axis of the magnet must be aligned over the center of the package.

Figure 33
Package FN - Dual Flat No-Lead Packaging Configuration


## Note(s) and/or Footnote(s):

1. Dimensions and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension $b$ applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from terminal tip. Dimension L1 represents terminal full back from package edge up to 0.15 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.
5. Radius on terminal is optional.
6. N is the total number of terminals

Figure 34:
Marking: YYWWXZZ

| YY | WW | X | ZZ |
| :---: | :---: | :---: | :---: |
| Year (i.e. 04 for 2004) | Week | Assembly plant identifier | Assembly traceability code |

Figure 35:
Vertical Cross Section of QFN 16-pin $4 \times 4 \times 0.85 \mathrm{~mm}$ package


## Note(s) and/or Footnote(s):

1. All dimensions in mm.
2. Die thickness $0.254 \pm 0.013$
3. Adhesive thickness $0.010 \pm 10,+0.01,-0.0025$
4. Lead frame thickness 0.203 typ.

## RoHS Compliant \& ams Green Statement

RoHS: The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.
ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material).

Important Information: The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## Ordering \& Contact Information

Figure 36:
Ordering Information

| Ordering Code | Package | Marking | Delivery Form | Delivery Quantity |
| :---: | :---: | :---: | :---: | :---: |
| AS5055A-BQFT | 16-pin QFN | AS5055A | 13" Tape \& Reel in dry pack | 6000 |
| AS5055A-BQFM | 16-pin QFN | AS5055A | 7" Tape \& Reel in dry pack | 500 |

Buy our products or get free samples online at:
www.ams.com/ICdirect
Technical Support is available at:
www.ams.com/Technical-Support
For further information and requests, e-mail us at: ams_sales@ams.com

For sales offices, distributors and representatives, please visit: www.ams.com/contact

## Headquarters

ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten
Austria, Europe

Tel: +43 (0) 31365000
Website: www.ams.com

## Copyrights \& Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141
Unterpremstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.
ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

Reference Guide

1 General Description
1 Key Benefits \& Features
2 Applications
2 Block Diagram
3 Pin Assignment
5 Absolute Maximum Ratings
6 Electrical Characteristics
6 Operating Conditions
6 System Parameters
7 DC/AC Characteristics
8 Detailed Description
8 Noise Performance
9 Typical Application
10 Power Supply Filter
10 Reading an Angle
10 Reducing the Angle Jitter
10 Operating Modes
11 Daisy Chain
12 SPI Interface
12 SPI Timing
13 SPI Wire Mode Selection
14 SPI Transaction
14 SPI Command Frame
15 SPI Read Data Frame
16 SPI Write Data Frame
17 SPI Connection to the microcontroller
18 Daisy Chain, 4 Wire
19 Registers
19 POR Off ( $0 \times 3$ F22)
19 Software Reset (0x3C00)
20 Master Reset (0x33A5)
20 Clear Error Flag (0x3380)
21 No Operation (0x0000)
21 AGC - Automatic Gain Control (0x3FF8)
21 Angular Data (0x3FFF)
22 Alarm Bits
22 Error Status (0x335A)
22 System Configuration Register 1 (0x3F20)
22 Error Monitoring
23 Error Status Register
24 Package Drawings \& Markings
26 RoHS Compliant \& ams Green Statement
27 Ordering \& Contact Information
28 Copyrights \& Disclaimer

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Board Mount Hall Effect/Magnetic Sensors category:

## Click to view products by ams manufacturer:

Other Similar products are found below :
HGPRDT005A AH277AZ4-AG1 AV-10379 AV-10448 SS41C AH1894-Z-7 ATS601LSGTN-LT-WU4-T TLE4917 50017859-003 TY-
13101 TLE4976L AH49FNTR-G1 SS85CA AH277AZ4-BG1 TLE49614MXTSA1 AH3377-P-B AH211Z4-AG1 AH3360-FT4-7 SS460S-
100SAMPLE 50065820-03 TLE4941PLUSCB AH374-P-A AH1806-P-A AH374-W-7 SS460P-T2 AH1913-W-7 SS413F
TLE5046ICAKLRHALA1 TLE49421CHAMA2 TLE4941PLUSCXAMA1 AH1912-W-EVM AH1903-FA-EVM AH3774-W-EVM
AH49FNTR-EVM MMC5633NJL AH3360-FA-EVM AH8502-FDC-EVM AH3366Q-SA-EVM AH3774-P-EVM KTH1601SU-ST3
MG910 MG910M MG911 MG610 MW921 MW922 TLE4998S3XALA1 TLE5011FUMA1 TLE5027CE6747HAMA1
TLE5109A16E2210XUMA1

