## Stereo, 24-Bit, 192 kHz, Multibit $\Sigma \Delta$ DAC

## FEATURES

5 V Stereo Audio DAC System
Accepts 16-/18-/20-/24-Bit Data
Supports 24 Bits and 192 kHz Sample Rate
Accepts a Wide Range of Sample Rates Including:
32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz and 192 kHz
Multibit Sigma-Delta Modulator with "Perfect Differential
Linearity Restoration" for Reduced Idle Tones and Noise Floor
Data Directed Scrambling DAC-Least Sensitive to Jitter
Differential Output for Optimum Performance
120 dB Signal to Noise (Not Muted) at 48 kHz
(A-Weighted Mono)
117 dB Signal to Noise (Not Muted) at 48 kHz
(A-Weighted Stereo)
119 dB Dynamic Range (Not Muted) at 48 kHz Sample
Rate (A-Weighted Mono)
116 dB Dynamic Range (Not Muted) at 48 kHz Sample Rate (A-Weighted Stereo)
-107 dB THD+N (Mono Application Circuit, See Figure 30)
-104 dB THD+N (Stereo)
115 dB Stopband Attenuation ( 96 kHz )
On-Chip Clickless Volume Control
Hardware and Software Controllable Clickless Mute
Serial (SPI) Control for: Serial Mode, Number of Bits, Interpolation Factor, Volume, Mute, De-Emphasis, Reset
Digital De-Emphasis Processing for 32, 44.1 and 48 kHz Sample Rates
Clock Auto-Divide Circuit Supports Five Master-Clock Frequencies
Flexible Serial Data Port with Right-Justified, LeftJustified, I ${ }^{2}$ S-Compatible and DSP Serial Port Modes

## APPLICATIONS

Hi End: DVD, CD, Home Theater Systems, Automotive Audio Systems, Sampling Musical Keyboards, Digital Mixing Consoles, Digital Audio Effects Processors

## PRODUCT OVERVIEW

The AD1853 is a complete high performance single-chip stereo digital audio playback system. It is comprised of a high performance digital interpolation filter, a multibit sigma-delta modulator, and a continuous-time current-out analog DAC section. Other features include an on-chip clickless stereo attenuator and mute capability, programmed through an SPIcompatible serial control port. The AD1853 is fully compatible with all known DVD formats and supports $48 \mathrm{kHz}, 96 \mathrm{kHz}$ and 192 kHz sample rates with up to 24 bits word lengths. It also provides the "Redbook" standard $50 \mu \mathrm{~s} / 15 \mu \mathrm{~s}$ digital de-emphasis filters at sample rates of $32 \mathrm{kHz}, 44.1 \mathrm{kHz}$ and 48 kHz .
The AD1853 has a very flexible serial data input port that allows for glueless interconnection to a variety of ADCs, DSP chips, AES/EBU receivers and sample rate converters. The AD1853 can be configured in left-justified, $\mathrm{I}^{2} \mathrm{~S}$, right-justified, or DSP serial port compatible modes. The AD1853 accepts serial audio data in MSB first, twos complement format.
The AD1853 operates from a single +5 V power supply. It is fabricated on a single monolithic integrated circuit and is housed in a 28 -lead SSOP package for operation over the temperature range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

28-Lead SSOP Plastic Package


REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1999

TEST CONDITIONS UNLESS OTHERWISE NOTED

| Supply Voltages $\left(\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}\right)$ | +5.0 V |
| :--- | :--- |
| Ambient Temperature | $+25^{\circ} \mathrm{C}$ |
| Input Clock | $24.576 \mathrm{MHz}\left(512 \times \mathrm{F}_{\mathrm{S}}\right.$ Mode $)$ |
| Input Signal | 996.094 kHz |
|  | -0.5 dB Full Scale |
| Input Sample Rate | 48 kHz |
| Measurement Bandwidth | 20 Hz to 20 kHz |
| Word Width | 20 Bits |
| Input Voltage HI | 3.5 V |
| Input Voltage LO | 0.8 V |

ANALOG PERFORMANCE (See Figures)


NOTES
Single-ended current output range: $1 \mathrm{~mA} \pm 0.75 \mathrm{~mA}$.
Performance of right and left channels are identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications).
Specifications subject to change without notice.
DIGITAL I/O ( $+25^{\circ} \mathrm{C}-\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}=+5.0 \mathrm{~V} \pm 10 \%$ )

|  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Input Voltage HI ( $\mathrm{V}_{\mathrm{IH}}$ ) | 2.4 |  |  | V |
| Input Voltage LO ( $\mathrm{V}_{\text {IL }}$ ) |  |  | 0.8 | V |
| Input Leakage ( $\mathrm{I}_{\mathrm{IH}}$ @ $\mathrm{V}_{\mathrm{IH}}=3.5 \mathrm{~V}$ ) |  |  | 10 | $\mu \mathrm{A}$ |
| Input Leakage ( $\mathrm{I}_{\mathrm{IL}}$ @ $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ ) |  |  | 10 | $\mu \mathrm{A}$ |
| Input Capacitance |  |  | 20 | pF |
| Output Voltage HI ( $\mathrm{V}_{\mathrm{OH}}$ ) | DV $\mathrm{DD}^{-0.5}$ | DV $\mathrm{DD}^{-0.4}$ |  | V |
| Output Voltage LO ( $\mathrm{V}_{\text {OL }}$ ) |  | 0.2 | 0.5 | V |

[^0]POWER

|  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |
| Voltage, Analog and Digital | 4.5 | 5 | 5.5 | V |
| Analog Current |  | 12 | 15 | mA |
| Digital Current |  | 28 | 33 | mA |
| Dissipation |  |  |  |  |
| Operation-Both Supplies |  | 200 |  | mW |
| Operation-Analog Supply |  | 60 |  | mW |
| Operation-Digital Supply |  | 140 |  | mW |
| Power Supply Rejection Ratio |  |  |  |  |
| 1 kHz 300 mV p-p Signal at Analog Supply Pins |  | -77 |  | dB |
| 20 kHz 300 mV p-p Signal at Analog Supply Pins |  | -72 |  | dB |

Specifications subject to change without notice.
TEMPERATURE RANGE

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| Specifications Guaranteed |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |
| Functionality Guaranteed | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

Specifications subject to change without notice.

## DIGITAL FILTER CHARACTERISTICS

| Sample Rate (kHz) | Passband (kHz) | Stopband (kHz) | Stopband Attenuation (dB) | Passband Ripple (dB) |
| :---: | :---: | :---: | :---: | :---: |
| 44.1 | DC-20 | 24.1-328.7 | 110 | $\pm 0.0002$ |
| 48 | DC-21.8 | 26.23-358.28 | 110 | $\pm 0.0002$ |
| 96 | DC-39.95 | 56.9-327.65 | 115 | $\pm 0.0005$ |
| 192 | DC-87.2 | 117-327.65 | 95 | +0/-0.04 (DC-21.8 kHz) |
|  |  |  |  | +0/-0.5 (DC-65.4 kHz) |
|  |  |  |  | +0/-1.5 (DC-87.2 kHz) |

## GROUP DELAY

| Chip Mode | Group Delay Calculation | F $_{\mathbf{S}}$ | Group Delay | Units |
| :--- | :--- | :--- | :--- | :--- |
| INT8x Mode | $5553 /\left(128 \times \mathrm{F}_{S}\right)$ | 48 kHz | 903.8 | $\mu \mathrm{~s}$ |
| INT4x Mode | $5601 /\left(64 \times \mathrm{F}_{S}\right)$ | 96 kHz | 911.6 | $\mu \mathrm{~s}$ |
| INT2x Mode | $5659 /\left(32 \times \mathrm{F}_{S}\right)$ | 192 kHz | 921 | $\mu \mathrm{~s}$ |

Specifications subject to change without notice.
DIGITAL TIMING (Guaranteed Over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=+5.0 \mathrm{~V} \pm 10 \%$ )

|  | - | Min | Units |
| :---: | :---: | :---: | :---: |
| $t_{\text {DMP }}$ | MCLK Period (With $\left.\mathrm{F}_{\text {MCLK }}=256 \times \mathrm{F}_{\text {LRCLK }}\right)^{\star}$ | 54 | ns |
| $\mathrm{t}_{\text {DML }}$ | MCLK LO Pulsewidth (All Modes) | $0.4 \times \mathrm{t}_{\text {DMP }}$ | ns |
| $\mathrm{t}_{\text {DMH }}$ | MCLK HI Pulsewidth (All Modes) | $0.4 \times \mathrm{t}_{\text {DMP }}$ | ns |
| $\mathrm{t}_{\text {DBH }}$ | BCLK HI Pulsewidth | 20 | ns |
| $\mathrm{t}_{\text {DBL }}$ | BCLK LO Pulsewidth | 20 | ns |
| $\mathrm{t}_{\text {DBP }}$ | BCLK Period | 140 | ns |
| $\mathrm{t}_{\text {DLS }}$ | LRCLK Setup | 20 | ns |
| $\mathrm{t}_{\text {DLH }}$ | LRCLK Hold (DSP Serial Port Mode Only) | 5 | ns |
| $\mathrm{t}_{\text {DDS }}$ | SDATA Setup | 5 | ns |
| $\mathrm{t}_{\text {DDH }}$ | SDATA Hold | 10 | ns |
| $\mathrm{t}_{\text {pDRP }}$ | PD/RST LO Pulsewidth | 5 | ns |

*Higher MCLK frequencies are allowable when using the on-chip Master Clock Auto-Divide feature.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

|  | Min | Max | Units |
| :--- | :--- | :--- | :--- |
| $\mathrm{DV}_{\mathrm{DD}}$ to DGND | -0.3 | 6 | V |
| AV DD to AGND | -0.3 | 6 | V |
| Digital Inputs | $\mathrm{DGND}-0.3$ | $\mathrm{DV}_{\mathrm{DD}}+0.3$ | V |
| Analog Outputs | AGND -0.3 | $\mathrm{AV}_{\mathrm{DD}}+0.3$ | V |
| AGND to DGND | -0.3 | 0.3 | V |
| Reference Voltage |  | $\left(\mathrm{AV}_{\mathrm{DD}}+0.3\right) / 2$ |  |
| Soldering | +300 | ${ }^{\circ} \mathrm{C}$ |  |
|  |  | 10 | sec |

*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE CHARACTERISTICS

|  | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: |
| $\theta_{\text {JA }}$ (Thermal Resistance |  | 109 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| [Junction-to-Ambient]) |  | 39 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| JC <br> [Junction-to-Case]) |  |  |  |  |

ORDERING GUIDE

| Model | Temperature | Package Description | Package Options |
| :--- | :--- | :--- | :--- |
| AD1853JRS | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $28-L e a d$ Shrink Small Outline | RS-28 |
| AD1853JRSRL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 -Lead Shrink Small Outline | RS-28 on $13{ }^{\prime \prime}$ Reels |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1853 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD

PIN CONFIGURATION
 precautions are recommended to avoid performance degradation or loss of functionality.

## PIN FUNCTION DESCRIPTIONS

| Pin | Input/Output | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| 1 | I | DGND | Digital Ground. |
| 2 | I | MCLK | Master Clock Input. Connect to an external clock source. See Table II for allowable frequencies. |
| 3 | I | CLATCH | Latch input for control data. This input is rising-edge sensitive. |
| 4 | I | CCLK | Control clock input for control data. Control input data must be valid on the rising edge of CCLK. CCLK may be continuous or gated. |
| 5 | I | CDATA | Serial control input, MSB first, containing 16 bits of unsigned data. Used for specifying control information and channel-specific attenuation. |
| 6 | I | INT4× | Assert HI to select interpolation ratio of $4 \times$, for use with double-speed inputs ( 88 kHz or 96 kHz ). Assert LO to select $8 \times$ interpolation ratio. |
| 7 | I | INT2× | Assert HI to select interpolation ratio of $2 \times$, for quad-speed inputs ( 176 kHz or 192 kHz ). Assert LO to select $8 \times$ interpolation ratio. |
| 8 | O | ZEROR | Right Channel Zero Flag Output. This pin goes HI when Right Channel has no signal input for more than 1024 LR Clock Cycles. |
| 9 | I | DEEMP | De-Emphasis. Digital de-emphasis is enabled when this input signal is HI. This is used to impose a $50 \mu \mathrm{~s} / 15 \mu \mathrm{~s}$ response characteristic on the output audio spectrum at an assumed 44.1 kHz sample rate. Curves for 32 kHz and 48 kHz sample rates may be selected via SPI control register. |
| 10 | I | IREF | Connection point for external bias resistor. Voltage held at $\mathrm{V}_{\mathrm{REF}}$. |
| 11 | I | AGND | Analog Ground. |
| 12 | O | OUTL+ | Left Channel Positive line level analog output. |
| 13 | O | OUTL- | Left Channel Negative line level analog output. |
| 14 | O | FILTR | Voltage Reference Filter Capacitor Connection. Bypass and decouple the voltage reference with parallel $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors to the AGND (Pin 11). |
| 15 | I | FCR | Filter cap return pin for cap connected to FILTB (Pin 19). |
| 16 | O | OUTR- | Right Channel Negative line level analog output. |
| 17 | O | OUTR+ | Right Channel Positive line level analog output. |
| 18 | I | AVDD | Analog Power Supply. Connect to analog +5 V supply. |
| 19 | O | FILTB | Filter Capacitor connection, connect $10 \mu \mathrm{~F}$ capacitor to FCR (Pin 15). |
| 20 | I | IDPM1 | Input serial data port mode control one. With IDPM0, defines one of four serial modes. |
| 21 | I | IDPM0 | Input serial data port mode control zero. With IDPM1, defines one of four serial modes. |
| 22 | O | ZEROL | Left Channel Zero Flag output. This pin goes HI when Left Channel has no signal input for more than 1024 LR Clock Cycles. |
| 23 | I | MUTE | Mute. Assert HI to mute both stereo analog outputs. Deassert LO for normal operation. |
| 24 | I | $\overline{\mathrm{RST}}$ | $\overline{\text { Reset. The AD1853 is placed in a reset state when this pin is held LO. The AD1853 is }}$ reset on the rising edge of this signal. The serial control port registers are reset to the default values. Connect HI for normal operation. |
| 25 | I | L/RCLK | Left/ $\overline{\text { Right }}$ clock input for input data. Must run continuously. |
| 26 | I | BCLK | Bit clock input for input data. |
| 27 | I | SDATA | Serial input, MSB first, containing two channels of 16/18/20/24 bit twos-complement data. |
| 28 | I | DVDD | Digital Power Supply Connect to digital +5 V supply. |

## AD1853



Figure 1. Right-Justified Mode


Figure 2. $I^{2}$ S-Justified Mode


Figure 3. Left-Justified Mode


Figure 4. Left-Justified DSP Mode


Figure 5. $32 \times F_{S}$ Packed Mode

## OPERATING FEATURES

## Serial Data Input Port

The AD1853's flexible serial data input port accepts data in twos-complement, MSB-first format. The left channel data field always precedes the right channel data field. The serial mode is set by using either the external mode pins (IDPM0 Pin 21 and IDPM1 Pin 20) or the mode select bits (Bits 4 and 5) in the SPI control register. To control the serial mode using the external mode pins, the SPI mode select bits should be set to zero (default at power-up). To control the serial mode using the SPI mode select bits, the external mode control pins should be grounded.
In all modes except for the right-justified mode, the serial port will accept an arbitrary number of bits up to a limit of 24 (extra bits will not cause an error, but they will be truncated internally). In the right-justified mode, control register Bits 8 and 9 are used to set the word length to 16,20 , or 24 bits. The default on power-up is 24 -bit mode. When the SPI Control Port is not being used, the SPI pins (3, 4 and 5) should be tied LO.

## Serial Data Input Mode

The AD1853 uses two multiplexed input pins to control the mode configuration of the input data port mode.

Table I. Serial Data Input Modes

| IDPM1 <br> (Pin 20) | IDPM0 <br> (Pin 21) | Serial Data Input Format |
| :--- | :--- | :--- |
| 0 | 0 | Right Justified (24 Bits) Default |
| 0 | 1 | I $^{2}$ S-Compatible |
| 1 | 0 | Left Justified |
| 1 | 1 | DSP |

Figure 1 shows the right-justified mode. LRCLK is HI for the left channel, LO for the right channel. Data is valid on the rising edge of BCLK.
In normal operation, there are 64 -bit clocks per frame (or 32 per half-frame). When the SPI word length control bits (Bits 8 and 9 in the control register) are set to 24 bits ( $0: 0$ ), the serial port will begin to accept data starting at the 8th bit clock pulse after the $\mathrm{L} / \overline{\mathrm{R}} \mathrm{CLK}$ transition. When the word length control bits are set to 20 -bit mode, data is accepted starting at the 12 th bit clock position. In 16-bit mode, data is accepted starting at the 16th-bit clock position. These delays are independent of the number of bit clocks per frame, and therefore other data formats are possible using the delay values described above. For detailed timing, see Figure 6.
Figure 2 shows the $\mathrm{I}^{2} \mathrm{~S}$ mode. L/ $\overline{\mathrm{R}} \mathrm{CLK}$ is LO for the left channel, and HI for the right channel. Data is valid on the rising edge of BCLK. The MSB is left-justified to an $L / \bar{R} C L K$ transition but with a single BCLK period delay. The $\mathrm{I}^{2} \mathrm{~S}$ mode can be used to accept any number of bits up to 24 .

Figure 3 shows the left-justified mode. L/ $\overline{\mathrm{R}} \mathrm{CLK}$ is HI for the left channel, and LO for the right channel. Data is valid on the rising edge of BCLK. The MSB is left-justified to an L/ $\overline{\mathrm{R}} C L K$ transition, with no MSB delay. The left-justified mode can accept any word length up to 24 bits.
Figure 4 shows the DSP serial port mode. L/ $\overline{\mathrm{R}} \mathrm{CLK}$ must pulse HI for at least one bit clock period before the MSB of the left channel is valid, and $\mathrm{L} / \overline{\mathrm{R}} \mathrm{CLK}$ must pulse HI again for at least one bit clock period before the MSB of the right channel is valid. Data is valid on the falling edge of BCLK. The DSP serial port mode can be used with any word length up to 24 bits.


Figure 6. Serial Data Port Timing

Table II.

| Chip Mode | Allowable Master Clock Frequencies | Nominal Input <br> Sample Rate | Internal Sigma-Delta <br> Clock Rate |
| :--- | :--- | :--- | :--- |
| INT8 $\times$ Mode | $256 \times \mathrm{F}_{\mathrm{S}}, 384 \times \mathrm{F}_{\mathrm{S}}, 512 \times \mathrm{F}_{\mathrm{S}}, 768 \times \mathrm{F}_{\mathrm{S}}, 1024 \times \mathrm{F}_{\mathrm{S}}$ | 48 kHz | $128 \times \mathrm{F}_{\mathrm{S}}$ |
| INT4 $\times$ Mode | $128 \times \mathrm{F}_{\mathrm{S}}, 192 \times \mathrm{F}_{\mathrm{S}}, 256 \times \mathrm{F}_{\mathrm{S}}, 384 \times \mathrm{F}_{\mathrm{S}}, 512 \times \mathrm{F}_{\mathrm{S}}$ | 96 kHz | $64 \times \mathrm{F}_{\mathrm{S}}$ |
| INT $2 \times$ Mode | $64 \times \mathrm{F}_{\mathrm{S}}, 96 \times \mathrm{F}_{\mathrm{S}}, 128 \times \mathrm{F}_{\mathrm{S}}, 192 \times \mathrm{F}_{\mathrm{S}}, 256 \times \mathrm{F}_{\mathrm{S}}$ | 192 kHz | $32 \times \mathrm{F}_{\mathrm{S}}$ |

In this mode, it is the responsibility of the DSP to ensure that the left data is transmitted with the first LRCLK pulse, and that synchronism is maintained from that point forward.
Note that the AD1853 is capable of a $32 \times \mathrm{F}_{\mathrm{S}}$ BCLK frequency "packed mode" where the MSB is left-justified to an L/ $\overline{\mathrm{R}} \mathrm{CLK}$ transition, and the LSB is right-justified to the opposite L/ $\overline{\mathrm{R}} \mathrm{CLK}$ transition. $\mathrm{L} / \overline{\mathrm{R}} \mathrm{CLK}$ is HI for the left channel, and LO for the right channel. Data is valid on the rising edge of BCLK. Packed mode can be used when the AD1853 is programmed in rightjustified or left-justified mode. Packed mode is shown is Figure 5.

## Master Clock Auto-Divide Feature

The AD1853 has a circuit that autodetects the relationship between master clock and the incoming serial data, and internally sets the correct divide ratio to run the interpolator and modulator. The allowable frequencies for each mode are shown above.

## Serial Control Port

The AD1853 serial control port is SPI-compatible. SPI (Serial Peripheral Interface) is an industry standard serial port protocol. The write-only serial control port gives the user access to: select input mode, soft reset, soft de-emphasis, channel specific attenuation and mute (both channels at once). The SPI port is a 3-wire interface with serial data (CDATA), serial bit clock (CCLK), and data latch (CLATCH). The data is clocked into an internal shift register on the rising edge of CCLK. The serial data should change on the falling edge of CCLK and be stable on the rising edge of CCLK. The rising edge of

CLATCH is used internally to latch the parallel data from the serial-to-parallel converter. This rising edge should be aligned with the falling edge of the last CCLK pulse in the 16 -bit frame. The CCLK can run continuously between transactions.
The serial control data is 16 -bit MSB first, and is unsigned. Bits 0 and 1 are used to select 1 of 3 registers (control, volume left, and volume right). The remaining 14 bits (bits $15: 2$ ) are used to carry the data for the selected register. If a volume register is selected, then the upper 14 bits are used to multiply the digital input signal by the control word, which is interpreted as an unsigned number (for example, 11111111111111 is 0 dB , and 01111111111111 is -6 dB , etc.). The default volume control words on power-up are all $1 \mathrm{~s}(0 \mathrm{~dB})$. The control register only uses bits $11: 2$ to carry data; the upper bits $(15: 12)$ should always be written with zeroes, as several test modes are decoded from these upper bits. The control register defaults on power-up to $8 \times$ interpolation mode, 24 -bit right-justified serial mode, unmuted, and no de-emphasis filter. The intent with these reset defaults is to enable AD1853 applications without requiring the use of the serial control port. For those users that do not use the serial control port, it is still possible to mute the AD1853 output by using the MUTE pin ( $\operatorname{Pin} 23$ ) signal.
Note that the serial control port timing is asynchronous to the serial data port timing. Changes made to the attenuator level will be updated on the next edge of the LRCLK after CLATCH write pulse as shown in Figure 6.


Figure 7. Serial Control Port Timing

Table III. Digital Timing

|  |  | Min | Units |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{CCH}}$ | CCLK HI Pulsewidth | 40 | ns |
| $\mathrm{t}_{\mathrm{CCL}}$ | CCLK LOW Pulsewidth | 40 | ns |
| $\mathrm{t}_{\mathrm{CSU}}$ | CDATA Setup Time | 10 | ns |
| $\mathrm{t}_{\mathrm{CHD}}$ | CDATA Hold Time | 10 | ns |
| $\mathrm{t}_{\mathrm{CLL}}$ | CLATCH LOW Pulsewidth | 10 | ns |
| $\mathrm{t}_{\mathrm{CLH}}$ | CLATCH HI Pulsewidth | 10 | ns |

## SPI REGISTER DEFINITIONS

The SPI port allows flexible control of many chip parameters. It is organized around three registers; a LEFT-CHANNEL VOLUME register, a RIGHT-CHANNEL VOLUME register and a CONTROL register. Each WRITE operation to the AD1853 SPI control port requires 16 bits of serial data in MSB-first format. The bottom two bits are used to select one of three registers, and the top 14 bits are then written to that register. This allows a write to one of the three registers in a single 16-bit transaction.
The SPI CCLK signal is used to clock in the data. The incoming data should change on the falling edge of this signal. At the end of the 16 CCLK periods, the CLATCH signal should rise to latch the data internally into the AD1853.

## Register Addresses

The lowest two bits of the 16-bit input word are decoded as follows to set the register into which the upper 14 bits will be written.


## VOLUME LEFT and VOLUME RIGHT Registers

A write operation to the left or right volume registers will activate the "auto-ramp" clickless volume control feature of the AD1853. This feature works as follows. The upper 10 bits of the volume control word will be incremented or decremented by 1 at a rate equal to the input sample rate. The bottom 4 bits are not fed into the auto-ramp circuit and thus take effect immediately. This arrangement gives a worst-case ramp time of about $1024 / \mathrm{F}_{\mathrm{S}}$ for step changes of more than 60 dB , which has been determined by listening tests to be optimal in terms of preventing the perception of a "click" sound on large volume changes. See Figure 8 for a graphical description of how the volume changes as a function of time.
The 14 -bit volume control word is used to multiply the signal, and therefore the control characteristic is linear, not dB. A constant $\mathrm{dB} /$ step characteristic can be obtained by using a lookup table in the microprocessor that is writing to the SPI port.


Figure 8. Smooth Volume Control

## AD1853

## Control Register

The following table shows the functions of the control register. The control register is addressed by having a " 01 " in the bottom 2 bits of the 16 -bit SPI word. The top 14 bits are then used for the control register.

| Bit 11 | Bit 10 | Bit 9:8 | Bit 7 | Bit 6 | Bit 5:4 | Bit 3:2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INT $2 \times$ Mode OR'd with Pin. Default $=0$ | INT4× Mode OR'd with Pin. Default $=0$ | Number of Bits in RightJustified Serial Mode. $\begin{aligned} & 0: 0=24 \\ & 0: 1=20 \\ & 1: 0=16 \end{aligned}$ <br> Default $=0: 0$ | Soft Reset. <br> Default $=0$ | Soft Mute OR'd with Pin. <br> Default $=0$ | Serial Mode OR'd with Mode Pins. IDPMI:IDPM0 0:0 Right-Justified $0: 1 \mathrm{I}^{2} \mathrm{~S}$ <br> 1:0 Left-Justified <br> 1:1 DSP Mode <br> Default $=0: 0$ | De-Emphasis Filter Select. <br> 0:0 No Filter <br> 0:144.1 kHz Filter <br> 1:0 32 kHz Filter <br> 1:1 48 kHz Filter <br> Default $=0.0$ |

## Mute

The AD1853 offers two methods of muting the analog output. By asserting the MUTE (Pin 23) signal HI, both the left and right channel are muted. As an alternative, the user can assert the mute bit in the serial control register (Bit 6) HI. The AD1853 has been designed to minimize pops and clicks when muting and unmuting the device by automatically "ramping" the gain up or down. When the device is unmuted, the volume returns to the value set in the volume register.

## Analog Attenuation

The AD1853 also offers the choice of using IREF (Pin 10) to attenuate by up to 50 dB in the analog domain. This feature can be used as an analog volume control. It is also a convenient place to add a compressor/limiter gain control signal.

Output Drive, Buffering and Loading The AD1853 analog output stage is able to drive a $1 \mathrm{k} \Omega$ (in series with 2 nF ) load. The analog outputs are usually ac coupled with a $10 \mu \mathrm{~F}$ capacitor.

## De-Emphasis

The AD1853 has a built-in de-emphasis filter that can be used to decode CDs that have been encoded with the standard "Redbook" $50 \mu \mathrm{~s} / 15 \mu \mathrm{~s}$ emphasis response curve. Three curves are available; one each for $32 \mathrm{kHz}, 44.1 \mathrm{kHz}$ and 48 kHz sampling rates. The external "DEEMP" pin (Pin 9) turns on the 44.1 kHz de-emphasis filter. The other filters may be selected by writing to control Bits 2 and 3 in the control register. If the SPI port is used to control the de-emphasis filter, the external DEEMP pin should be tied LO.

## Control Signals

The IDPM0 and IDPM1 control inputs are normally connected HI or LO to establish the operating state of the AD1853. They can be changed dynamically (and asynchronously to LRCLK and the master clock), but it is possible that a click or pop sound may result during the transition from one serial mode to another. If possible, the AD1853 should be placed in mute before such a change is made.

Figures $9-14$ show the calculated frequency response of the digital interpolation filters. Figures $15-27$ show the performance of the AD1853 as measured by an Audio Precision System 2 Cascade. For the wideband plots, the noise floor shown in the


Figure 9. Passband Response $8 \times$ Mode, 48 kHz Sample Rate
plots is higher than the actual noise floor of the AD1853. This is caused by the higher noise floor of the "High Bandwidth" ADC used in the Audio Precision measurement system. The two-tone test shown in Figure 18 is per the SMPTE standard for measuring Intermodulation Distortion.


Figure 10. Complete Response, $8 \times$ Mode, 48 kHz Sample Rate


Figure 11. 44 kHz Passband Response $4 \times$ Mode, 96 kHz Sample Rate


Figure 12. 88 kHz Passband Response $2 \times$ Mode, 192 kHz Sample Rate


Figure 13. THD vs. Frequency Input @ -3 dBFS, SR 48 kHz


Figure 14. Complete Response, $4 \times$ Mode, 96 kHz Sample Rate


Figure 15. Complete Response, $2 \times$ Mode, 192 kHz Sample Rate


Figure 16. THD + N Ratio vs. Amplitude Input 1 kHz, SR 48 kHz, 24-Bit


Figure 17. Normal De-Emphasis Frequency Response Input @ -10 dBFS, SR 48 kHz


Figure 18. SMPTE/DIN 4:1 IMD $60 \mathrm{~Hz} / 7 \mathrm{kHz} @ 0 d B F S$


Figure 19. Linearity vs. Amplitude Input 200 Hz, SR 48 kHz, 24-Bit Word


Figure 20. Noise Floor for Zero Input, SR 48 kHz, SNR -117 dBFS A-Weighted


Figure 21. Input $0 d B F S$ @ $1 \mathrm{kHz}, B W 10 \mathrm{~Hz}$ to 22 kHz , SR 48 kHz, THD+N 104 dBFS


Figure 22. Dynamic Range for $1 \mathrm{kHz} @-60 \mathrm{dBFS}$, 116 dB, Triangular Dithered Input


Figure 23. Power Supply Rejection vs. Frequency $A V_{D D} 5 V d c+100 m V p-p a c$


Figure 24. Wideband Plot, 15 kHz Input, $8 \times$ Interpolation, SR 48 kHz


Figure 25. Wideband Plot, 37 kHz Input, $4 \times$ Interpolation, SR 96 kHz


Figure 26. Wideband Plot, 25 kHz Input, $2 \times$ Interpolation, SR 192 kHz


Figure 27. Wideband Plot, 75 kHz Input, $2 \times$ Interpolation, SR 192 kHz

## AD1853

## STEREO MODE OUTPUT FILTER



Figure 28. Digital Receiver, MUX and AD1853 DAC


Figure 29. DAC Output LP Filter, Power and Reset


Figure 30. Mono Application Circuit

OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

28-Lead Shrink Small Outline Package (SSOP)
(RS-28)


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Audio D/A Converter ICs category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
ES9023P ES9028PRO ES9008S ES9018S ES9026PRO ES9016S ES9028Q2M ES9018K2M ES9016K2M ES9010K2M ES9038PRO ES9218PQ PCM5122PWR PCM5142PWR PCM5242RHBR CS4361-CZZ AD1955ARSZ AD1866RZ-REEL AD1955ARSZRL ADAU1966AWBSTZ AD1934WBSTZ AD1856RZ AD1851RZ-REEL7 AD1866RZ AD1851RZ-J AD1851RZ CS4398-CZZR CS4334KSZ CS4335-KSZ CS4344-CZZ CS4344-CZZR CS4350-DZZ ES9080Q CS4354-CSZ CS4360-DZZ PCM1748KEG4 PCM1602APT PCM1680DBQ PCM1681PWP PCM1681PWPR PCM1681TPWPQ1 PCM1681TPWPRQ1 PCM1690DCA PCM1690DCAR PCM1725U PCM1733U PCM1741E PCM1742E PCM1742KE PCM1742KE/2K


[^0]:    Specifications subject to change without notice.

