## FEATURES

Nominal resistor tolerance error: $\pm 8 \%$ maximum Wiper current: $\pm 6 \mathrm{~mA}$
Rheostat mode temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
Low power consumption: $2.5 \mu \mathrm{~A}$ max @ 2.7 V and $125^{\circ} \mathrm{C}$
Wide bandwidth: 4 MHz ( $5 \mathrm{k} \Omega$ option)
Power-on EEPROM refresh time < $\mathbf{5 0} \boldsymbol{\mu s}$
50 -year typical data retention at $125^{\circ} \mathrm{C}$
1 million write cycles
2.3 V to 5.5 V analog supply operation
1.8 V to 5.5 V logic supply operation

Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thin, $\mathbf{2 ~ m m ~} \times \mathbf{2 ~ m m} \times \mathbf{0 . 5 5} \mathbf{~ m m}$ 8-lead LFCSP package
FUNCTIONAL BLOCK DIAGRAM


Figure 1.

Table 1. $\pm$ 8\% Resistance Tolerance Family

| Model | Resistance (kภ) | Position | Interface |
| :--- | :--- | :--- | :--- |
| AD5110 | 10,80 | 128 | $I^{2} \mathrm{C}$ |
| AD5111 | 10,80 | 128 | Up/down |
| AD5112 | $5,10,80$ | 64 | $I^{2} \mathrm{C}$ |
| AD5113 | $5,10,80$ | 64 | Up/down |
| AD5116 | $5,10,80$ | 64 | Push-button |
| AD5114 | 10,80 | 32 | $I^{2} C$ |
| AD5115 | 10,80 | 32 | Up/down |

The wiper settings are controllable through an $\mathrm{I}^{2} \mathrm{C}$-compatible digital interface that is also used to readback the wiper register and EEPROM content. Resistor tolerance is stored within EEPROM, providing an end-to-end tolerance accuracy of $0.1 \%$.

The AD5110/AD5112/AD5114 are available in a $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP package. The parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## AD5110/AD5112/AD5114

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-AD5110 ..... 3
Electrical Characteristics-AD5112 ..... 5
Electrical Characteristics-AD5114 ..... 7
Interface Timing Specifications ..... 9
Shift Register and Timing Diagram ..... 10
Absolute Maximum Ratings ..... 11
Thermal Resistance ..... 11
ESD Caution ..... 11
Pin Configuration and Function Descriptions ..... 12
Typical Performance Characteristics ..... 13
Test Circuits ..... 18
REVISION HISTORY
11/12-Rev. A to Rev. B
Changed Low Power Consumption from 2.5 mA to $2.5 \mu \mathrm{~A}$ .....  1
Changed $I_{D D}$ Unit from $m A$ to $\mu \mathrm{A}$, Table 2 ..... 4
Changed $\mathrm{I}_{\mathrm{DD}}$ Unit from mA to $\mu \mathrm{A}$, Table 3 ..... 6
Changed $\mathrm{I}_{\mathrm{DD}}$ Unit from mA to $\mu \mathrm{A}$, Table 4 ..... 8
Changes to Figure 45 ..... 23
4/12—Rev. 0 to Rev. A
Changes to Features Section .....  1
Changes to Positive Supply Current, Table 2 ..... 4
Changes to Positive Supply Current, Table 3 ..... 6
Changes to Positive Supply Current, Table 4 ..... 8
Updated Outline Dimensions ..... 27
10/11—Revision 0: Initial Version
Theory of Operation ..... 19
RDAC Register and EEPROM ..... 19
$I^{2} \mathrm{C}$ Serial Data Interface ..... 19
Input Shift Register ..... 20
Write Operation ..... 21
EEPROM Write Acknowlegde Polling ..... 23
Read Operation ..... 23
Reset ..... 23
Shutdown Mode ..... 23
RDAC Architecture ..... 24
Programming the Variable Resistor ..... 24
Programming the Potentiometer Divider ..... 25
Terminal Voltage Operating Range ..... 26
Power-Up Sequence ..... 26
Layout and Power Supply Biasing ..... 26
Outline Dimensions ..... 27
Ordering Guide ..... 27

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—AD5110

$10 \mathrm{k} \Omega$ and $80 \mathrm{k} \Omega$ versions: $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.


| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| Single-Supply Power Range | $\mathrm{I}_{\mathrm{DD}}$ |  | 2.3 |  | 5.5 | V |
| Logic Supply Range |  |  | 1.8 |  | $\mathrm{V}_{\text {D }}$ | V |
| Positive Supply Current |  | $V_{D D}=5 \mathrm{~V}$ |  | 0.75 | 3.5 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=2.7 \mathrm{~V}$ |  |  | 2.5 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=2.3 \mathrm{~V}$ |  |  | 2.4 | $\mu \mathrm{A}$ |
| EEMEM Store Current ${ }^{3,6}$ | $\mathrm{I}_{\text {D__NVM_StoRe }}$ |  |  | 2 |  | mA |
| EEMEM Read Current ${ }^{3,7}$ | $\mathrm{I}_{\text {di_nvm_read }}$ |  |  | 320 |  | $\mu \mathrm{A}$ |
| Logic Supply Current | $\mathrm{I}_{\text {Logic }}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {LoGic }}$ or $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |  | 30 |  | nA |
| Power Dissipation ${ }^{8}$ | P ${ }_{\text {LOGIC }}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {LoGIC }}$ or $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |  | 5 |  | $\mu \mathrm{W}$ |
| Power Supply Rejection ${ }^{3}$ | PSR | $\Delta \mathrm{V}_{\text {DD }} / \Delta \mathrm{V}_{\text {SS }}=5 \mathrm{~V} \pm 10 \%$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | -50 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | -64 |  | dB |
| DYNAMIC CHARACTERISTICS ${ }^{3,9}$ |  |  |  |  |  |  |
| Bandwidth | BW | Code $=$ half scale, -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 2 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 200 |  | kHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} / 2+1 \mathrm{~V} \text { rms, } \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DD}} / 2, \\ & \mathrm{f}=1 \mathrm{kHz}, \text { code }=\text { half scale } \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | -85 |  | $d B$ |
| $\mathrm{V}_{\mathrm{w}}$ Settling Time | $\mathrm{t}_{5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \pm 0.5 \mathrm{LSB} \text { error band } \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 3 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 12 |  | $\mu \mathrm{s}$ |
| Resistor Noise Density | $\mathrm{e}_{\text {N_WB }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 9 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| FLASH/EE MEMORY RELIABILITY ${ }^{3}$ |  |  |  |  |  |  |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 100 | 1 |  | MCycles kCycles |
|  |  |  |  |  |  |  |
| Data Retention ${ }^{11}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error ( $\mathrm{R}-\mathrm{INL}$ ) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $0.75 \times V_{D D} / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
${ }^{6}$ Different from operating current; supply current for NVM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for NVM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from $\left(\mathrm{I}_{\text {DD }} \times \mathrm{V}_{\text {DD }}\right)+\left(\mathrm{I}_{\text {LOGIC }} \times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified at 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $150^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(T_{j}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## ELECTRICAL CHARACTERISTICS—AD5112

$5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$, and $80 \mathrm{k} \Omega$ versions: $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.


| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| Single-Supply Power Range | $\mathrm{I}_{\mathrm{DD}}$ |  | 2.3 |  | 5.5 | V |
| Logic Supply Range |  |  | 1.8 |  | $V_{\text {DD }}$ | V |
| Positive Supply Current |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 0.75 | 3.5 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=2.7 \mathrm{~V}$ |  |  | 2.5 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=2.3 \mathrm{~V}$ |  |  | 2.4 | $\mu \mathrm{A}$ |
| EEMEM Store Current ${ }^{3,6}$ | $\mathrm{I}_{\text {D__NVM_Store }}$ |  |  | 2 |  | mA |
| EEMEM Read Current ${ }^{3,7}$ | $\mathrm{I}_{\text {DD_NVM_READ }}$ |  |  | 320 |  | $\mu \mathrm{A}$ |
| Logic Supply Current | $\mathrm{I}_{\text {Logic }}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {LoGIC }}$ or $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |  | 30 |  | nA |
| Power Dissipation ${ }^{8}$ | $\mathrm{P}_{\text {DISS }}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {LoGI }}$ or $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |  | 5 |  | $\mu \mathrm{W}$ |
| Power Supply Rejection ${ }^{3}$ | PSR | $\Delta \mathrm{V}_{\text {DD }} / \Delta \mathrm{V}_{\text {SS }}=5 \mathrm{~V} \pm 10 \%$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=5 \mathrm{k} \Omega$ |  | -43 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | -50 |  | dB |
|  |  | $\mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega$ |  | -64 |  | dB |
| DYNAMIC CHARACTERISTICS ${ }^{3,9}$ |  |  |  |  |  |  |
| Bandwidth | BW | Code $=$ half scale -3 dB |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=5 \mathrm{k} \Omega$ |  | 4 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 2 |  | MHz |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 200 |  | kHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} / 2+1 \mathrm{Vrms}, \\ & \mathrm{~V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DO}} / 2, \mathrm{f}=1 \mathrm{kHz}, \\ & \text { code }=\text { half scale } \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=5 \mathrm{k} \Omega$ |  | -75 |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | -85 |  | dB |
| $\mathrm{V}_{\mathrm{w}}$ Settling Time | $\mathrm{t}_{5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \\ & \pm 0.5 \mathrm{LSB} \text { error band } \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=5 \mathrm{k} \Omega$ |  | 2.5 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 3 |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 10 |  | $\mu \mathrm{s}$ |
| Resistor Noise Density | $\mathrm{e}_{\text {N_WB }}$ | $\begin{aligned} & \text { Code }=\text { half scale, } T_{A}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=5 \mathrm{k} \Omega$ |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 9 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| FLASH/EE MEMORY RELIABILITY ${ }^{3}$ |  |  |  |  |  |  |
| Endurance ${ }^{10}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 |  | MCycles |
|  |  |  | 100 |  |  | kCycles |
| Data Retention ${ }^{11}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error ( $\mathrm{R}-\mathrm{INL}$ ) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $0.75 \times V_{D D} / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
${ }^{6}$ Different from operating current; supply current for NVM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for NVM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from $\left(\mathrm{I}_{\text {DD }} \times \mathrm{V}_{\text {DD }}\right)+\left(\mathrm{I}_{\text {LOGIC }} \times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified at 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $150^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(T_{j}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A 117 . Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## ELECTRICAL CHARACTERISTICS—AD5114

$10 \mathrm{k} \Omega$ and $80 \mathrm{k} \Omega$ versions: $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTATMODE <br> Resolution <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance <br> Resistance Temperature Coefficient ${ }^{3}$ Wiper Resistance | N <br> R-INL <br> R-DNL <br> $\Delta R_{A B} / R_{A B}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T \times 10^{6}$ <br> $\mathrm{R}_{\mathrm{w}}$ <br> $\mathrm{R}_{\mathrm{BS}}$ <br> $\mathrm{R}_{\mathrm{TS}}$ | $\begin{aligned} & \text { Code }=\text { full scale } \\ & \text { Code }=\text { zero scale } \\ & \text { Code }=\text { bottom scale } \\ & \text { Code }=\text { top scale } \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -0.25 \\ & -8 \end{aligned}$ | $\begin{aligned} & 35 \\ & 70 \\ & 45 \\ & 70 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +0.25 \\ & +8 \\ & \\ & 140 \\ & 80 \\ & 140 \\ & \hline \end{aligned}$ | Bits <br> LSB <br> LSB <br> \% <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\Omega$ <br> $\Omega$ <br> $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE Integral Nonlinearity ${ }^{4}$ Differential Nonlinearity ${ }^{4}$ Full-Scale Error Zero-Scale Error Voltage Divider Temperature Coefficient ${ }^{3}$ | INL <br> DNL <br> $V_{\text {WFSE }}$ <br> $V_{\text {wISE }}$ $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega \\ & \mathrm{Code}=\text { half scale } \end{aligned}$ | $\begin{aligned} & -0.25 \\ & -0.25 \\ & -1 \\ & -0.5 \end{aligned}$ | $\pm 10$ | $\begin{aligned} & +0.25 \\ & +0.25 \\ & 1 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| RESISTOR TERMINALS <br> Maximum Continuous $I_{A^{\prime}} I_{B}$, and $I_{W}$ Current ${ }^{3}$ <br> Terminal Voltage Range ${ }^{5}$ Capacitance A, Capacitance B ${ }^{3}$ <br> Capacitance W ${ }^{3}$ <br> Common-Mode Leakage Current ${ }^{3}$ | $\begin{aligned} & C_{A^{\prime}} C_{B} \\ & C_{w} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega \end{aligned}$ <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale, $\mathrm{V}_{\mathrm{w}}=\mathrm{V}_{\mathrm{A}}=$ 2.5 V or $\mathrm{V}_{\mathrm{w}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$ $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale, $\mathrm{V}_{\mathrm{A}}=$ $\begin{aligned} & V_{B}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{B}} \end{aligned}$ | -6 <br> -1.5 <br> GND $-500$ | 20 <br> 35 $\pm 15$ | $\begin{aligned} & +6 \\ & +1.5 \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ $+500$ | mA <br> mA <br> V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS <br> Input Logic ${ }^{3}$ <br> High <br> Low <br> Input Hysteresis ${ }^{3}$ Input Current ${ }^{3}$ Input Capacitance ${ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{INH}} \\ & \mathrm{~V}_{\mathrm{INL}} \\ & \mathrm{~V}_{\mathrm{HYST}} \\ & \mathrm{I}_{\mathrm{N}} \\ & \mathrm{C}_{\mathrm{IN}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V} \text { to } 2.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {LOGIC }}=2.3 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {LoGIC }}=1.8 \mathrm{~V} \text { to } 2.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {LOGIC }}=2.3 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0.8 \times V_{\text {LOGIC }} \\ 0.7 \times V_{\text {LoGic }} \\ \\ 0.1 \times V_{\text {LoGic }} \end{gathered}$ |  | $\begin{aligned} & 0.2 \times V_{\text {LoGic }} \\ & 0.3 \times V_{\text {LoGic }} \end{aligned}$ $\pm 1$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| DIGITAL OUTPUT (SDA) <br> Output Low Voltage ${ }^{3}$ <br> Three-State Leakage Current Three-State Output Capacitance ${ }^{3}$ | $\mathrm{V}_{\mathrm{oL}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{SINK}}=3 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SINK}}=6 \mathrm{~mA} \end{aligned}$ | -1 |  | $\begin{aligned} & 0.2 \\ & 0.4 \\ & +1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |


${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{LOGI}}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error ( $\mathrm{R}-\mathrm{INL}$ ) is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $0.75 \times V_{D D} / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization, not subject to production test.
${ }^{4}$ INL and DNL are measured at $V_{\text {WB }}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
${ }^{6}$ Different from operating current; supply current for NVM program lasts approximately 30 ms .
${ }^{7}$ Different from operating current; supply current for NVM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{8} \mathrm{P}_{\text {DISS }}$ is calculated from $\left(\mathrm{I}_{D D} \times \mathrm{V}_{\text {DD }}\right)+\left(\mathrm{I}_{\text {LOGIC }} \times \mathrm{V}_{\text {LOGIC }}\right)$.
${ }^{9}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{10}$ Endurance is qualified at 100,000 cycles per JEDEC Standard 22 , Method A117 and measured at $150^{\circ} \mathrm{C}$.
${ }^{11}$ Retention lifetime equivalent at junction temperature $\left(T_{j}\right)=125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\text {LOGIC }}=1.8 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 5.

| Parameter ${ }^{1}$ | Test Conditions/ Comments | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{scL}}{ }^{2}$ | Standard mode |  |  | 100 | kHz | Serial clock frequency |
|  | Fast mode |  |  | 400 | kHz |  |
| $\mathrm{t}_{1}$ | Standard mode | 4.0 |  |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {HIGH, }} \mathrm{SCL}$ high time |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{2}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {Low, }}$ SCL low time |
|  | Fast mode | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{3}$ | Standard mode | 250 |  |  | ns | $\mathrm{t}_{\text {SU; } \mathrm{DAT}}$ data setup time |
|  | Fast mode | 100 |  |  | ns |  |
| $\mathrm{t}_{4}$ | Standard mode | 0 |  | 3.45 | $\mu \mathrm{s}$ | $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ data hold time |
|  | Fast mode | 0 |  | 0.9 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{5}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {SU; STA }}$ setup time for a repeated start condition |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{6}$ | Standard mode | 4 |  |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {HD; } ; \text { TA }}$, hold time (repeated) start condition <br> $\mathrm{t}_{\text {BuF, }}$ bus free time between a stop and a start condition |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{7}$ | Standard mode | 4.7 |  |  | $\mu \mathrm{s}$ |  |
|  | Fast mode | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{8}$ | Standard mode | 4 |  |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {su; }}$ \%o, ${ }$, setup time for stop condition |
|  | Fast mode | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{9}$ | Standard mode |  |  | 1000 | ns | $\mathrm{t}_{\text {RDA, }}$, rise time of SDA signal |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{10}$ | Standard mode |  |  | 300 | ns | $\mathrm{t}_{\text {FDA }}$, fall time of SDA signal |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $t_{11}$ | Standard mode |  |  | 1000 | ns | $\mathrm{t}_{\mathrm{RCL}}$, rise time of SCL signal |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{11 \mathrm{~A}}$ | Standard mode |  |  | 1000 | ns | $\mathrm{t}_{\mathrm{RCL}}$, rise time of SCL signal after a repeated start condition and after an acknowledge bit. |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{12}$ | Standard mode |  |  | 300 | ns | $\mathrm{t}_{\mathrm{FCL}}$, fall time of SCL signal |
|  | Fast mode | $20+0.1 C_{L}$ |  | 300 | ns |  |
| $\mathrm{t}_{\text {sp }}{ }^{3}$ | Fast mode | 0 |  | 50 | ns | Pulse width of suppressed spike |
| $\mathrm{t}_{\text {EEProm_program }}{ }^{4}$ |  |  | 15 | 50 | ms | Memory program time |
| $\mathrm{t}_{\text {Power_up }}{ }^{5}$ |  |  |  | 50 | $\mu \mathrm{s}$ | Power-on EEPROM restore time |
| $\mathrm{t}_{\text {RESET }}$ |  |  |  | 25 | $\mu \mathrm{s}$ | Reset EEPROM restore time |

[^0]
## SHIFT REGISTER AND TIMING DIAGRAM



Figure 2. Input Register Content


Figure 3. 2-Wire Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| VLOGIC to GND | -0.3 V to +7.0 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ to GND | $\mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $I_{A}, I_{W}, I_{B}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency > 10 kHz |  |
| $\mathrm{R}_{\mathrm{AW}}=5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \mathrm{d}^{2}$ |
| $\mathrm{R}_{\mathrm{AW}}=80 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ |  |
| $\mathrm{R}_{\mathrm{AW}}=5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| $\mathrm{R}_{\text {AW }}=80 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Continuous |  |
| $\mathrm{R}_{\mathrm{AW}}=5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA}$ |
| $\mathrm{R}_{\mathrm{AW}}=80 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA}$ |
| Digital Inputs SDA and SCL | $\begin{aligned} & -0.3 \mathrm{~V} \text { to }+7 \mathrm{~V} \text { or } \mathrm{V}_{\text {Logic }}+0.3 \mathrm{~V} \\ & \text { (whichever is less) } \end{aligned}$ |
| Operating Temperature Range ${ }^{3}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ( $7, \mathrm{Max}$ ) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation | $\left(\mathrm{T}, \mathrm{max}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |
| ${ }^{1}$ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $\mathrm{A}, \mathrm{B}$, and W terminals at a given resistance. |  |
| ${ }^{2}$ Pulse duty factor. |  |
| ${ }^{3}$ Includes programming of EEPROM memory. |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is defined by JEDEC specification JESD-51, and the value is dependent on the test board and test environment.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8-Lead LFCSP | $90^{1}$ | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2 S2P test board, still air ( $0 \mathrm{~m} / \mathrm{sec}$ air flow).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| $\mathrm{V}_{\mathrm{DD}} 1 \mathrm{l}$ | AD5110/ |  | 8 VLogic |
| :---: | :---: | :---: | :---: |
| A 20 | AD5112/ |  | 7 SDA |
|  | AD5114 |  |  |
| w 3 |  | q | 6 SCL |
|  | TOP VIEW |  |  |
| B 4 | (Not to Scale) |  | 5 GND |

$$
\begin{aligned}
& \text { NOTES } \\
& \text { 1. THE EXPOSED PAD IS INTERNALLY FLOATING. }
\end{aligned}
$$

Figure 4. Pin Configuration

Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply; 2.3 V to 5.5 V . This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 2 | A | Terminal A of RDAC. GND $\leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 3 | W | Wiper Terminal of RDAC. GND $\leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | B | Terminal B of RDAC. GND $\leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | GND | Ground Pin, Logic Ground Reference. |
| 6 | SCL | Serial Clock Line. This pin is used in conjunction with the SDA line to clock data into or out of the 16 -bit input registers. |
| 7 | SDA | Serial Data Line. This pin is used in conjunction with the SCL line to clock data into or out of the 16-bit input registers. It is a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor. |
| 8 | V ${ }_{\text {Logic }}$ EPAD | Logic Power Supply; 1.8 V to $\mathrm{V}_{\mathrm{DD}}$. This pin should be decoupled with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. <br> Exposed Pad. The exposed pad is internally floating. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. R-INL vs. Code (AD5110)


Figure 6. R-INL vs. Code (AD5112)


Figure 7. R-INL vs. Code (AD5114)


Figure 8. R-DNL vs. Code (AD5110)


Figure 9. R-DNL vs. Code (AD5112)


Figure 10. R-DNL vs. Code (AD5114)


Figure 11. INL vs. Code (AD5110)


Figure 12. INL vs. Code (AD5112)


Figure 13. INL vs. Code (AD5114)


Figure 14. DNL vs. Code (AD5110)


Figure 15. DNL vs. Code (AD5112)


Figure 16. DNL vs. Code (AD5114)


Figure 17. Supply Current vs. Temperature


Figure 18. Potentiometer Mode Tempco $\left(\left(\Delta V_{w} / V_{w}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 19.5 k $\Omega$ Gain vs. Frequency vs. Code


Figure 20. Supply Current ( (IOGId) vs. Digital Input Voltage


Figure 21. Rheostat Mode Tempco $\left(\left(\Delta R_{w B} / R_{w B}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure 22. $10 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 23.80 k $\Omega$ Gain vs. Frequency vs. Code


Figure 24. Normalized Phase Flatness vs. Frequency


Figure 25. Total Harmonic Distortion + Noise (THD + N) vs. Frequency


Figure 26. Maximum Bandwidth vs. Code vs. Net Capacitance


Figure 27. Incremental Wiper On Resistance vs. $V_{D D}$


Figure 28. Total Harmonic Distortion + Noise $(T H D+N)$ vs. Amplitude


Figure 29. Maximum Transition Glitch


Figure 30. Resistor Lifetime Drift


Figure 31. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 32. Digital Feedthrough


Figure 33. Shutdown Isolation vs. Frequency


Figure 34. Theoretical Maximum Current vs. Code

## TEST CIRCUITS

Figure 35 to Figure 40 define the test conditions used in the Specifications section.


Figure 35. Resistor Position Nonlinearity Error
(Rheostat Operation: R-INL, R-DNL)


Figure 36. Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 37. Wiper Resistance


Figure 38. Power Supply Sensitivity (PSS, PSRR)


Figure 39. Gain and Phase vs. Frequency


Figure 40. Common-Mode Leakage Current

## THEORY OF OPERATION

The AD5110/AD5112/AD5114 digital programmable resistors are designed to operate as true variable resistors for analog signals within the terminal voltage range of GND $<\mathrm{V}_{\text {TERM }}<$ $\mathrm{V}_{\mathrm{DD}}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings.
The RDAC register can be programmed with any position setting using the $\mathrm{I}^{2} \mathrm{C}$ interface. Once a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of EEPROM data takes approximately 18 ms ; during this time, the device is locked and does not acknowledge any new command, thus preventing any changes from taking place.

## RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x3F (128-taps), the wiper is connected to full scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the $\mathrm{I}^{2} \mathrm{C}$ interface (see Table 10).

The contents of the RDAC register can be stored to the EEPROM using Command 1 (Table 10). Thereafter, the RDAC register is always set at that position for any future on-off-on power supply sequence. It is possible to read back the data saved into the EEPROM with Command 6 in Table 10. In addition, the resistor tolerance error is saved within the EEPROM; this can be read back and used to calculate the end-to-end tolerance, providing an accuracy of $0.1 \%$.

## Low Wiper Resistance Feature

The AD5110/AD5112/AD5114 include extra steps to achieve a minimum resistance between Terminal W and Terminal A or Terminal B. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from $70 \Omega$ to $45 \Omega$. At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to $70 \Omega$. The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

## $I^{2}$ C SERIAL DATA INTERFACE

The AD5110/AD5112/AD5114 have 2 -wire $\mathrm{I}^{2} \mathrm{C}$-compatible serial interfaces. These devices can be connected to an $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device under the control of a master device. See Figure 3 for a timing diagram of a typical write sequence.

The AD5110/AD5112/AD5114 support standard ( 100 kHz ) and fast ( 400 kHz ) data transfer modes. Support is not provided for 10 -bit addressing and general call addressing.

The 2 -wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an R/W bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register
2. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set high, the master reads from the slave device. However, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set low, the master writes to the slave device.
3. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
4. When all data bits have been read or written, a stop condition is established. In write mode, the master pulls the SDA line high during the $10^{\text {th }}$ clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master brings the SDA line low before the $10^{\text {th }}$ clock pulse, and high during the $10^{\text {th }}$ clock pulse to establish a stop condition.

## $I^{2} C$ Address

The AD5110/AD5112/AD5114 each have two different slave address options available. See Table 9 for a list of slave addresses.

Table 9. Device Address Selection

| Model | 7-Bit I ${ }^{2}$ C Device Address |
| :--- | :--- |
| AD511X $^{1}$ BCPZ Y |  |
| AD511X ${ }^{1}$ BCPZ Y ${ }^{2}-1$ | 0101111 |

${ }^{1}$ Model.
${ }^{2}$ Resistance.

## INPUT SHIFT REGISTER

For the AD5110/AD5112/AD5114, the input shift register is 16 bits wide (see Figure 2). The 16-bit word consists of five unused bits (should be set to zero), followed by three control bits, and eight RDAC data bits. If the RDAC register is read from or written to in the AD5112, Bit DB0 is a don't care. The RDAC register is read from or written to in the AD5114, Bit DB0 and DB1 are don't cares. Data is loaded MSB first (Bit DB15).

The three control bits determine the function of the software command (Table 10). Figure 3 shows a timing diagram of a typical AD5110/AD5112/AD5114 write sequence.
The command bits ( Cx ) control the operation of the digital potentiometer and the internal EEPROM. The data bits ( Dx ) are the values that are loaded into the decoded register.

Table 10. Command Operation Truth Table

| Command Number | Command |  |  | Data ${ }^{1}$ |  |  |  |  |  |  |  | Operation |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DB10 |  | DB8 | DB7 |  |  |  |  |  |  | DB0 |  |  |  |
|  | C2 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |
| 0 | 0 | 0 | 0 | X | X | X | X | X | X | X | X | No | ation |  |
| 1 | 0 | 0 | 1 | X | X | X | X | X | X | X | X | Wri | nten | f RDAC register to EEPROM |
| 2 | 0 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | $1{ }^{2}$ | $0^{2,3}$ |  | nte | ferial register data to RDAC |
|  |  |  |  | MSB |  |  |  |  |  |  | LSB |  |  |  |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Top |  |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Bot | scale |  |
| 3 | 0 | 1 | 1 | X | X | X | X | X | X | X | A0 | $\begin{aligned} & \text { Soft } \\ & 0: \text { st } \\ & 1: s t \end{aligned}$ | shu <br> own <br> own |  |
| 4 | 1 | 0 | 0 | X | X | X | X | X | X | X | X | Soft | res | efresh RDAC register with EEPROM |
| 5 | 1 | 0 | 1 | X | X | X | X | X | X | X | X | Rea | ntent | f RAC register |
| 6 | 1 | 1 | 0 | X | X | X | X | X | X | A1 | A0 | Rea | ntent | EEPROM |
|  |  |  |  |  |  |  |  |  |  |  |  | A1 | A0 | Data |
|  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | Wiper position saved |
|  |  |  |  |  |  |  |  |  |  |  |  | 0 | 1 | Resistor tolerance |

[^1]
## WRITE OPERATION

When writing to the AD5110/AD5112/AD5114, the user must begin with a start command followed by an address byte ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ), after which the AD5110/AD5112/AD5114 acknowledge that it is prepared to receive data by pulling SDA low.
Two bytes of data are then written to the DAC, the most significant byte, followed by the least significant byte. Both of
these data bytes are acknowledged by the AD5110/AD5112/ AD5114. A stop condition follows. The write operations for the AD5110/AD5112/AD5114 are shown in Figure 41, Figure 42, and Figure 43.
A repeated write function gives the user flexibility to update the device a number of times after addressing the part only once, as shown in Figure 44.


Figure 41. AD5110 Interface Write Command


Figure 42. AD5112 Interface Write Command


Figure 43. AD5114 Interface Write Command


Figure 44. AD5110 Interface Multiple Write

## EEPROM WRITE ACKNOWLEGDE POLLING

After each write operation to the EEPROM, an internal write cycle begins. The $I^{2} \mathrm{C}$ interface of the device is disabled. To determine if the internal write cycle is complete and the $\mathrm{I}^{2} \mathrm{C}$ interface is enabled, interface polling can be executed. $\mathrm{I}^{2} \mathrm{C}$ interface polling can be conducted by sending a start condition, followed by the slave address and the write bit. If the $\mathrm{I}^{2} \mathrm{C}$ interface responds with an acknowledge, the write cycle is complete, and the interface is ready to proceed with further operations. Otherwise, $\mathrm{I}^{2} \mathrm{C}$ interface polling can be repeated until it succeeds.

## READ OPERATION

The AD5110/AD5112/AD5114 allow read back of the contents of the RDAC register and EEPROM memory through the $I^{2} \mathrm{C}$ interface by using Command 6 (see Table 10).
When reading data back from the AD5110/AD5112/AD5114, the user must first issue a readback command to the device. This begins with a start command, followed by an address byte ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ), after which the AD5110/AD5112/AD5114 acknowledges that it is prepared to receive data by pulling SDA low.
Two bytes of data are then written to the AD5110/AD5112/ AD5114, the most significant byte followed by the least significant byte. Both of these data bytes are acknowledged by the AD5110/AD5112/AD5114. A stop condition follows. These bytes contain the read instruction, which enables readback of
the RDAC register, EEPROM memory. The user can then read back the data. This begins with a start command followed by an address byte $(\mathrm{R} / \overline{\mathrm{W}}=1)$, after which the device acknowledges that it is prepared to transmit data by pulling SDA low. Two bytes of data are then read from the device, which are both acknowledged by the master, as shown in Figure 45. A stop condition follows. If the master does not acknowledge the first byte, then the second byte is not transmitted by the AD5110/ AD5112/AD5114.

The AD5110/AD5112/AD5114 does not support repeat readback.

## RESET

The AD5110/AD5112/AD5114 can be reset by executing Command 4 (see Table 10). The reset command loads the RDAC register with the contents of the EEPROM and takes approximately $25 \mu \mathrm{~s}$. EEPROM is pre-loaded to midscale at the factory, and initial power-up is, accordingly, at midscale.

## SHUTDOWN MODE

The AD5110/AD5112/AD5114 can be shut down by executing the software shutdown command, Command 3 (see Table 10). This feature places the RDAC in a zero-power-consumption state where Terminal A is open-circuited and the wiper, Terminal W is connected to Terminal B but a finite wiper resistance of $45 \Omega$ is present. The part can be taken out of shutdown mode by executing Command 3 (see Table 10) and setting Bit DB0 to 0 .


Figure 45. AD5110 Interface Read Command

## RDAC ARCHITECTURE

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5110/AD5112/AD5114 employ a two-stage segmentation approach as shown in Figure 46. The AD5110/AD5112/AD5114 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from $V_{D D}$.


Figure 46. AD5110/AD5112/AD5114 Simplified RDAC Circuit

## Top Scale/Bottom Scale Architecture

In addition, the AD5110/AD5112/AD5114 include a new feature to reduce the resistance between terminals. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from $70 \Omega$ to $45 \Omega$. At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB , and the total resistance is reduced to $70 \Omega$. The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

## PROGRAMMING THE VARIABLE RESISTOR

## Rheostat Operation- $\pm 8 \%$ Resistor Tolerance

The AD5110/AD5112/AD5114 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating or tied to the Terminal W as shown in Figure 47.


Figure 47. Rheostat Mode Configuration
The nominal resistance between Terminal A and Terminal B, $R_{A B}$, is available in $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$, and $80 \mathrm{k} \Omega$ and has $32 / 64 / 128$ tap points accessed by the wiper terminal. The 5-/6-/7-bit data in the RDAC latch is decoded to select one of the 32/64/128 possible wiper settings. The general equations for determining the digitally programmed output resistance between the W terminal and $B$ terminal are

AD5110:
$R_{W B}=R_{B S}$
Bottom scale (0xFF) (1)
$R_{W B}(D)=\frac{D}{128} \times R_{A B}+R_{W} \quad$ From $0 \times 00$ to $0 \times 80$
AD5112:
$R_{\text {WB }}=R_{B S}$
Bottom scale (0xFF)
$R_{W B}(D)=\frac{D}{64} \times R_{A B}+R_{W}$
From 0x00 to 0x40
AD5114:
$R_{W B}=R_{B S}$
Bottom scale (0xFF)
$R_{W B}(D)=\frac{D}{32} \times R_{A B}+R_{W} \quad$ From $0 \times 00$ to $0 \times 20$
where:
$D$ is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.
$R_{B S}$ is the wiper resistance at bottom scale

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, Rwa. Rwa also gives a maximum of $8 \%$ absolute resistance error. Rwa starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5110:

$$
\begin{array}{lr}
R_{A W}=R_{A B}+R_{W} & \text { Bottom scale (0xFF) } \\
R_{A W}(D)=\frac{128-D}{128} \times R_{A B}+R_{W} & \text { From 0x00 to } 0 \times 7 \mathrm{~F} \\
R_{A W}=R_{T S} & \text { Top scale }(0 \times 80) \tag{9}
\end{array}
$$

## AD5112:

$$
\begin{array}{lr}
R_{A W}=R_{A B}+R_{W} & \text { Bottom scale (0xFF) } \\
R_{A W}(D)=\frac{64-D}{64} \times R_{A B}+R_{W} & \text { From 0x00 to } 0 \times 3 \mathrm{~F} \\
R_{A W}=R_{T S} & \text { Top scale }(0 \times 40) \tag{12}
\end{array}
$$

AD5114:

$$
\begin{array}{lr}
R_{A W}=R_{A B}+R_{W} & \text { Bottom scale (0xFF) } \\
R_{A W}(D)=\frac{32-D}{32} \times R_{A B}+R_{W} & \text { From 0x00 to 0x1F } \\
R_{A W}=R_{T S} & \text { Top scale (0x20) } \tag{15}
\end{array}
$$

where:
$D$ is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.
$R_{T S}$ is the wiper resistance at top scale.
In the bottom-scale condition or top-scale condition, a finite total wiper resistance of $45 \Omega$ is present. Regardless of which setting the part is operating in, take care to limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B , to the maximum continuous current of $\pm 6 \mathrm{~mA}$ or to the pulse current specified in Table 6 . Otherwise, degradation or possible destruction of the internal switch contact can occur.

## Calculating the Actual End-to-End Resistance

The resistance tolerance is stored in the internal memory during factory testing. The actual end-to-end resistance can, therefore, be calculated, which is valuable for calibration, tolerance matching, and precision applications.

The resistance tolerance in percentage is stored in fixed-point format, using an 8 -bit sign magnitude binary. The data can be read back by executing Command 6 and setting Bit DB0 (A0). The MSB is the sign bit $(0=-$ and $1=+)$ and the next four bits are the integer part, the fractional part is represented by the three LSBs, as shown in Table 11.

Table 11. Tolerance Format

| Data Byte |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DB7 | DB6 | DB5 | DB4 | DB3 |  | DB2 | DB1 | DB0 |
| Sign | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | . | $2^{-1}$ | $2^{-2}$ | $2^{-3}$ |

For example, if $\mathrm{R}_{A B}=10 \mathrm{k} \Omega$ and the data readback shows 01010010, the end-to-end resistance can be calculated as,
if,
$\mathrm{DB}[7]$ is $0=$ negative
$\mathrm{DB}[6: 3]$ is $1010=10$
$\mathrm{DB}[2: 0]$ is $010=2 \times 2^{-3}=0.25$
then,
tolerance $=-10.25 \%$ and, therefore, $\mathrm{R}_{\mathrm{AB}}=8.975 \mathrm{k} \Omega$

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to- B and wiper-to-A that is proportional to the input voltage at A to B, as shown in Figure 48. Unlike the polarity of $\mathrm{V}_{\mathrm{DD}}$ to GND, which must be positive, voltage across A-to-B, W-to-A, and W-to-B can be at either polarity.


Figure 48. Potentiometer Mode Configuration
Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V . The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B, is:

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} \times V_{A}+\frac{R_{A W}(D)}{R_{A B}} \times V_{B} \tag{16}
\end{equation*}
$$

where:
$R_{W B}(D)$ can be obtained from Equation 1 to Equation 6.
$R_{A W}(D)$ can be obtained from Equation 7 to Equation 15.
Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, $\mathrm{R}_{\mathrm{AW}}$ and $\mathrm{R}_{\mathrm{WB}}$, and not the absolute values. Therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## AD5110/AD5112/AD5114

## TERMINAL VOLTAGE OPERATING RANGE

The AD5110/AD5112/AD5114 are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed $V_{D D}$ are clamped by the forward-biased diode. There is no polarity constraint between $V_{A}, V_{W}$, and $V_{B}$, but they cannot be higher than $V_{D D}$ or lower than GND.


Figure 49. Maximum Terminal Voltages Set by $V_{D D}$ and GND

## POWER-UP SEQUENCE

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (Figure 49), it is important to power $V_{D D}$ first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that $V_{D D}$ is powered unintentionally. The ideal power-up sequence is GND, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {LOGIC }}$, digital inputs, and $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$, and $\mathrm{V}_{\mathrm{w}}$. The order
of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and digital inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {LOGIC }}$. Regardless of the power-up sequence and the ramp rates of the power supplies, once $\mathrm{V}_{\text {LOGIC }}$ is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

## LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Low equivalent series resistance (ESR) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 50 illustrates the basic supply bypassing configuration for the AD5110/AD5112/AD5114.


Figure 50. Power Supply Bypassing

## AD5110/AD5112/AD5114

## OUTLINE DIMENSIONS



07-11-2011-B
Figure 51. 8-Lead Frame Chip Scale Package[LFCSP_UD] $2.00 \mathrm{~mm} \times 2.00 \mathrm{~mm}$ Body, Ultra Thin, Dual Lead
(CP-8-10)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1,2}$ | $\mathrm{R}_{\mathrm{AB}}(\mathrm{k} \Omega)$ | Resolution | Temperature Range | Package Description | $1^{2} \mathrm{C}$ Address | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5110BCPZ10-RL7 | 10 | 128 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 4J |
| AD5110BCPZ10-500R7 | 10 | 128 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 4J |
| AD5110BCPZ10-1-RL7 | 10 | 128 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101100 | CP-8-10 | 4H |
| AD5110BCPZ80-RL7 | 80 | 128 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 4L |
| AD5110BCPZ80-500R7 | 80 | 128 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 4L |
| AD5110BCPZ80-1-RL7 | 80 | 128 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101100 | CP-8-10 | 4K |
| AD5112BCPZ5-RL7 | 5 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 7P |
| AD5112BCPZ5-500R7 | 5 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 7 P |
| AD5112BCPZ5-1-RL7 | 5 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101100 | CP-8-10 | 7N |
| AD5112BCPZ10-RL7 | 10 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 7L |
| AD5112BCPZ10-500R7 | 10 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 7L |
| AD5112BCPZ10-1-RL7 | 10 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101100 | CP-8-10 | 7K |
| AD5112BCPZ80-RL7 | 80 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 7R |
| AD5112BCPZ80-500R7 | 80 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 7R |
| AD5112BCPZ80-1-RL7 | 80 | 64 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101100 | CP-8-10 | 7Q |
| AD5114BCPZ10-RL7 | 10 | 32 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 81 |
| AD5114BCPZ10-500R7 | 10 | 32 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101111 | CP-8-10 | 81 |
| AD5114BCPZ10-1-RL7 | 10 | 32 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_UD | 0101100 | CP-8-10 | 80 |
| AD5114BCPZ80-RL7 | 80 | 32 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | 0101111 | CP-8-10 | 83 |
| AD5114BCPZ80-500R7 | 80 | 32 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | 0101111 | CP-8-10 | 83 |
| AD5114BCPZ80-1-RL7 <br> EVAL-AD5110SDZ | 80 | 32 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD Evaluation Board | 0101100 | CP-8-10 | 82 |

[^2]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
604-00010 CAT5111VI-00-GT3 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G CAT5112VI-00-GT3 CAT5112VI-50-GT3 CAT5112ZI-10-GT3 X9C103S MAX5438EUB+T MAX5430BEKA+T MAX5430AEKA+T DS1267BS-050+T/R DS3930E+T\&R MAX5395NATA+T DS3501U+T\&R MAX5394MATA+T MAX5386NATE+T CAT5110TBI-50GT3 CAT5113ZI50 DS1801S+T\&R MAX5387NAUD+T CAT5112ZI-50-GT3 MAX5483EUD+T DS3501U+H MAX5437EUD+T CAT5137SDI-10GT3 CAT5111YI-10-GT3 MAX5434NEZT+T DS1809Z-010+C AD5144TRUZ10-EP MCP4251-503EML MCP4252-103EMF MCP4332-502E/ST MCP4352-104EST MCP4452-103EST MCP4541T-104E/MS MCP4551T-103E/MS MCP4562T-103EMF MCP4562T-103EMS MCP4631-502E/ST MCP4631T-103EST MCP4641-502E/ST MCP4651T-103E/ML MCP4651T-503E/ML MCP4652T-103EMF MCP4661T-503EML MCP4662T-103E/MF MCP4012T-202ECH MCP4023T-503ECH


[^0]:    ${ }^{1}$ Maximum bus capacitance is limited to 400 pF .
    ${ }^{2}$ The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on EMC behavior of the part.
    ${ }^{3}$ Input filtering on the SCL and SDA inputs suppress noise spikes that are less than 50 ns for fast mode.
    ${ }^{4}$ EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at a lower temperature and higher write cycles.
    ${ }^{5}$ Maximum time after $\mathrm{V}_{\mathrm{DD}}$ is equal to 2.3 V .

[^1]:    ${ }^{1} \mathrm{X}$ is don't care.
    ${ }^{2}$ In the AD5114, this bit is a don't care.
    ${ }^{3}$ In the AD5112, this bit is a don't care.

[^2]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
    ${ }^{2}$ The EVAL-AD5110SDZ has an $R_{A B}$ of $10 \mathrm{k} \Omega$.

