

## FEATURES

- Low drift 2.5 V reference: 2 ppm/°C typical**
- Tiny package: 3 mm × 3 mm, 16-lead LFCSP**
- Total unadjusted error (TUE): ±0.1% of FSR maximum**
- Offset error: ±1.5 mV maximum**
- Gain error: ±0.1% of FSR maximum**
- High drive capability: 20 mA, 0.5 V from supply rails**
- User selectable gain of 1 or 2 (GAIN pin)**
- Reset to zero scale or midscale (RSTSEL pin)**
- 1.8 V logic compatibility**
- 50 MHz SPI with readback or daisy chain**
- Low glitch: 0.5 nV-sec**
- Low power: 3.3 mW at 3 V**
- 2.7 V to 5.5 V power supply**
- −40°C to +105°C temperature range**

## APPLICATIONS

- Digital gain and offset adjustment**
- Programmable attenuators**
- Industrial automation**
- Data acquisition systems**

## GENERAL DESCRIPTION

The **AD5317R**, a member of the *nanoDAC*<sup>®</sup> family, is a low power, quad, 10-bit buffered voltage output DAC. The device includes a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The device operates from a single 2.7 V to 5.5 V supply, is guaranteed monotonic by design, and exhibits less than 0.1% FSR gain error and 1.5 mV offset error performance. The device is available in a 3 mm × 3 mm LFCSP and a TSSOP package.

The **AD5317R** also incorporates a power-on reset circuit and a RSTSEL pin that ensures that the DAC outputs power up to zero scale or midscale and remain at that level until a valid write takes place. Each part contains a per-channel power-down feature that reduces the current consumption of the device to 4 μA at 3 V while in power-down mode.

The **AD5317R** employs a versatile SPI interface that operates at clock rates up to 50 MHz and contains a V<sub>LOGIC</sub> pin intended for 1.8 V/3 V/5 V logic.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Related Devices

Interface	Reference	12-Bit	10-Bit
SPI	Internal	<a href="#">AD5684R</a>	
	External	<a href="#">AD5684</a>	<a href="#">AD5317<sup>1</sup></a>
I <sup>2</sup> C	Internal	<a href="#">AD5694R</a>	<a href="#">AD5316R</a>
	External	<a href="#">AD5694</a>	<a href="#">AD5316</a>

<sup>1</sup> The **AD5317** and **AD5317R** are not pin-to-pin or software compatible.

## PRODUCT HIGHLIGHTS

1. Precision DC Performance.
  - Total unadjusted error: ±0.1% of FSR maximum
  - Offset error: ±1.5 mV maximum
  - Gain error: ±0.1% of FSR maximum
2. Low Drift 2.5 V On-Chip Reference.
  - 2 ppm/°C typical temperature coefficient
  - 5 ppm/°C maximum temperature coefficient
3. Two Package Options.
  - 3 mm × 3 mm, 16-lead LFCSP
  - 16-lead TSSOP

## TABLE OF CONTENTS

Features .....	1	Write and Update Commands.....	21
Applications.....	1	Daisy-Chain Operation .....	21
Functional Block Diagram .....	1	Readback Operation .....	22
General Description .....	1	Power-Down Operation .....	22
Product Highlights .....	1	Load DAC (Hardware $\overline{\text{LDAC}}$ Pin).....	23
Revision History .....	2	$\overline{\text{LDAC}}$ Mask Register .....	23
Specifications.....	3	Hardware Reset ( $\overline{\text{RESET}}$ ) .....	24
AC Characteristics.....	5	Reset Select Pin (RSTSEL) .....	24
Timing Characteristics .....	6	Internal Reference Setup .....	25
Daisy-Chain and Readback Timing Characteristics .....	7	Solder Heat Reflow.....	25
Absolute Maximum Ratings.....	9	Long-Term Temperature Drift .....	25
ESD Caution.....	9	Thermal Hysteresis .....	25
Pin Configurations and Function Descriptions .....	10	Applications Information .....	26
Typical Performance Characteristics .....	11	Microprocessor Interfacing.....	26
Terminology .....	17	AD5317R to ADSP-BF531 Interface.....	26
Theory of Operation .....	19	AD5317R to SPORT Interface.....	26
Digital-to-Analog Converter .....	19	Layout Guidelines.....	26
Transfer Function .....	19	Galvanically Isolated Interface .....	27
DAC Architecture.....	19	Outline Dimensions .....	28
Serial Interface .....	20	Ordering Guide .....	28
Standalone Operation .....	21		

## REVISION HISTORY

### 5/2017—Rev. A to Rev. B

Changes to Table 2 Summary.....	3
Changes to Table 3.....	5
Changes to Table 4 and Figure 2.....	6
Changes to Table 5 and Figure 4.....	7
Changes to Figure 5.....	8
Changes to Table 6.....	9
Changes to $V_{\text{LOGIC}}$ Pin Description and $\overline{\text{RESET}}$ Pin Description, Table 7 .....	10
Changes to Figure 16 to Figure 19.....	12
Changes to Figure 20 to Figure 24.....	13
Changes to Figure 30.....	14
Changes to Figure 37.....	15
Changes to Figure 38.....	16
Changes to Table 8.....	20
Changes to Readback Operation Section .....	22
Changes to Hardware Reset ( $\overline{\text{RESET}}$ ) Section.....	24
Added Long-Term Temperature Drift Section and Figure 49; Renumbered Sequentially.....	25
Changes to Ordering Guide .....	28

### 2/2014—Rev. 0 to Rev. A

Change to Table 2 .....	3
Change to Table 7 .....	10
Deleted Figure 10, Renumbered Sequentially .....	11
Deleted Long-Term Temperature Drift Section and Figure 50 .....	1025

### 7/2012—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 2.7\text{ V to }5.5\text{ V}$ ;  $V_{REF} = 2.5\text{ V}$ ;  $1.62\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $R_L = 2\text{ k}\Omega$ ;  $C_L = 200\text{ pF}$ .

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>STATIC PERFORMANCE<sup>1</sup></b>					
Resolution	10			Bits	
Relative Accuracy		$\pm 0.12$	$\pm 0.5$	LSB	
Differential Nonlinearity			$\pm 0.5$	LSB	Guaranteed monotonic by design
Zero-Code Error		0.4	1.5	mV	All 0s loaded to DAC register
Offset Error		+0.1	$\pm 1.5$	mV	
Full-Scale Error		+0.01	$\pm 0.1$	% of FSR	All 1s loaded to DAC register
Gain Error		$\pm 0.02$	$\pm 0.1$	% of FSR	
Total Unadjusted Error		$\pm 0.01$	$\pm 0.1$	% of FSR	External reference; gain = 2; TSSOP
			$\pm 0.2$	% of FSR	Internal reference; gain = 1; TSSOP
Offset Error Drift <sup>2</sup>		$\pm 1$		$\mu\text{V}/^\circ\text{C}$	
Gain Temperature Coefficient <sup>2</sup>		$\pm 1$		ppm	Of FSR/ $^\circ\text{C}$
DC Power Supply Rejection Ratio <sup>2</sup>		0.15		mV/V	DAC code = midscale; $V_{DD} = 5\text{ V} \pm 10\%$
DC Crosstalk <sup>2</sup>		$\pm 2$		$\mu\text{V}$	Due to single channel, full-scale output change
		$\pm 3$		$\mu\text{V}/\text{mA}$	Due to load current change
		$\pm 2$		$\mu\text{V}$	Due to power-down (per channel)
<b>OUTPUT CHARACTERISTICS<sup>2</sup></b>					
Output Voltage Range	0		$V_{REF}$	V	Gain = 1
	0		$2 \times V_{REF}$	V	Gain = 2, see Figure 28
Capacitive Load Stability		2		nF	$R_L = \infty$
		10		nF	$R_L = 1\text{ k}\Omega$
Resistive Load <sup>3</sup>	1			k $\Omega$	
Load Regulation		80		$\mu\text{V}/\text{mA}$	$5\text{ V} \pm 10\%$ , DAC code = midscale; $-30\text{ mA} \leq I_{OUT} \leq +30\text{ mA}$
		80		$\mu\text{V}/\text{mA}$	$3\text{ V} \pm 10\%$ , DAC code = midscale; $-20\text{ mA} \leq I_{OUT} \leq +20\text{ mA}$
Short-Circuit Current <sup>4</sup>		40		mA	
Load Impedance at Rails <sup>5</sup>		25		$\Omega$	See Figure 28
Power-Up Time		2.5		$\mu\text{s}$	Coming out of power-down mode; $V_{DD} = 5\text{ V}$
<b>REFERENCE OUTPUT</b>					
Output Voltage <sup>6</sup>	2.4975		2.5025	V	At ambient
Reference TC <sup>7, 8</sup>		2	5	ppm/ $^\circ\text{C}$	See the Terminology section
Output Impedance <sup>2</sup>		0.04		$\Omega$	
Output Voltage Noise <sup>2</sup>		12		$\mu\text{V p-p}$	0.1 Hz to 10 Hz
Output Voltage Noise Density <sup>2</sup>		240		nV/ $\sqrt{\text{Hz}}$	At ambient; $f = 10\text{ kHz}$ , $C_L = 10\text{ nF}$
Load Regulation, Sourcing <sup>2</sup>		20		$\mu\text{V}/\text{mA}$	At ambient
Load Regulation, Sinking <sup>2</sup>		40		$\mu\text{V}/\text{mA}$	At ambient
Output Current Load Capability <sup>2</sup>		$\pm 5$		mA	$V_{DD} \geq 3\text{ V}$
Line Regulation <sup>2</sup>		100		$\mu\text{V}/\text{V}$	At ambient
Thermal Hysteresis <sup>2</sup>		125		ppm	First cycle
		25		ppm	Additional cycles

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>LOGIC INPUTS<sup>2</sup></b>					
Input Current			±2	μA	Per pin
Input Low Voltage, $V_{INL}$			$0.3 \times V_{LOGIC}$	V	
Input High Voltage, $V_{INH}$	$0.7 \times V_{LOGIC}$			V	
Pin Capacitance		2		pF	
<b>LOGIC OUTPUTS (SDO)<sup>2</sup></b>					
Output Low Voltage, $V_{OL}$			0.4	V	$I_{SINK} = 200 \mu A$
Output High Voltage, $V_{OH}$	$V_{LOGIC} - 0.4$			V	$I_{SOURCE} = 200 \mu A$
Floating State Output Capacitance		4		pF	
<b>POWER REQUIREMENTS</b>					
$V_{LOGIC}$	1.62		5.5	V	
$I_{LOGIC}$			3	μA	
$V_{DD}$	2.7		5.5	V	Gain = 1
	$V_{REF} + 1.5$		5.5	V	Gain = 2
$I_{DD}$					$V_{IH} = V_{DD}, V_{IL} = GND, V_{DD} = 2.7 V \text{ to } 5.5 V$
Normal Mode <sup>9</sup>		0.59	0.7	mA	Internal reference off
		1.1	1.3	mA	Internal reference on, at full scale
All Power-Down Modes <sup>10</sup>		1	4	μA	−40°C to +85°C
			6	μA	−40°C to +105°C

<sup>1</sup> DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band = 10 mV and exists only when  $V_{REF} = V_{DD}$  with gain = 1 or when  $V_{REF}/2 = V_{DD}$  with gain = 2. Linearity calculated using a reduced code range of 4 to 1020.

<sup>2</sup> Guaranteed by design and characterization; not production tested.

<sup>3</sup> Channel A and Channel B can have a combined output current of up to 30 mA. Similarly, Channel C and Channel D can have a combined output current of up to 30 mA up to a junction temperature of 110°C.

<sup>4</sup>  $V_{DD} = 5 V$ . The device includes current limiting that is intended to protect the device during temporary overload conditions. Junction temperature can be exceeded during current limit. Operation above the specified maximum operation junction temperature may impair device reliability.

<sup>5</sup> When drawing a load current at either rail, the output voltage headroom with respect to that rail is limited by the 25 Ω typical channel resistance of the output devices. For example, when sinking 1 mA, the minimum output voltage =  $25 \Omega \times 1 \text{ mA} = 25 \text{ mV}$  (see Figure 28).

<sup>6</sup> Initial accuracy presolder reflow is  $\pm 750 \mu V$ ; output voltage includes the effects of preconditioning drift. See the Terminology section.

<sup>7</sup> Reference is trimmed and tested at two temperatures and is characterized from −40°C to +105°C.

<sup>8</sup> Reference temperature coefficient calculated as per the box method. See the Terminology section for more information.

<sup>9</sup> Interface inactive. All DACs active. DAC outputs unloaded.

<sup>10</sup> All DACs powered down.

**AC CHARACTERISTICS**

$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ ;  $V_{REF} = 2.5 \text{ V}$ ;  $R_L = 2 \text{ k}\Omega \text{ to GND}$ ;  $C_L = 200 \text{ pF to GND}$ ;  $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.<sup>1</sup>

**Table 3.**

Parameter <sup>2</sup>	Min	Typ	Max	Unit	Test Conditions/Comments <sup>3</sup>
Output Voltage Settling Time		5	7	$\mu\text{s}$	$\frac{1}{4}$ to $\frac{3}{4}$ scale settling to $\pm 1$ LSB
Slew Rate		0.8		$\text{V}/\mu\text{s}$	
Digital-to-Analog Glitch Impulse		0.5		$\text{nV}\cdot\text{sec}$	1 LSB change around major carry
Digital Feedthrough		0.13		$\text{nV}\cdot\text{sec}$	
Digital Crosstalk		0.1		$\text{nV}\cdot\text{sec}$	
Analog Crosstalk		0.2		$\text{nV}\cdot\text{sec}$	
DAC-to-DAC Crosstalk		0.3		$\text{nV}\cdot\text{sec}$	
Total Harmonic Distortion <sup>4</sup>		-80		dB	At ambient, $\text{BW} = 20 \text{ kHz}$ , $V_{DD} = 5 \text{ V}$ , $f_{OUT} = 1 \text{ kHz}$
Output Noise Spectral Density		300		$\text{nV}/\sqrt{\text{Hz}}$	DAC code = midscale, $10 \text{ kHz}$ , gain = 2, internal reference enabled
Output Noise		6		$\mu\text{V p-p}$	0.1 Hz to 10 Hz

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> See the Terminology section.

<sup>3</sup> Temperature range is  $-40^\circ\text{C}$  to  $+105^\circ\text{C}$ , typical @  $25^\circ\text{C}$ .

<sup>4</sup> Digitally generated sine wave @  $1 \text{ kHz}$ .

**TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . See Figure 2.  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$ ;  $V_{REF} = 2.5 \text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 4.

Parameter <sup>1</sup>	Symbol	1.62 V ≤ V <sub>LOGIC</sub> < 2.7 V		2.7 V ≤ V <sub>LOGIC</sub> ≤ 5.5 V		Unit
		Min	Max	Min	Max	
SCLK Cycle Time	t <sub>1</sub>	20		20		ns
SCLK High Time	t <sub>2</sub>	10		10		ns
SCLK Low Time	t <sub>3</sub>	10		10		ns
SYNC to SCLK Falling Edge Setup Time	t <sub>4</sub>	15		10		ns
Data Setup Time	t <sub>5</sub>	5		5		ns
Data Hold Time	t <sub>6</sub>	5		5		ns
SCLK Falling Edge to SYNC Rising Edge	t <sub>7</sub>	10		10		ns
Minimum SYNC High Time	t <sub>8</sub>	20		20		ns
SYNC Rising Edge to SYNC Rising Edge (DAC Register Updates)	t <sub>9</sub>	870		830		ns
SYNC Falling Edge to SCLK Fall Ignore	t <sub>10</sub>	16		10		ns
LDAC Pulse Width Low	t <sub>11</sub>	15		15		ns
SYNC Rising Edge to LDAC Rising Edge	t <sub>12</sub>	20		20		ns
SYNC Rising Edge to LDAC Falling Edge	t <sub>13</sub>	30		30		ns
LDAC Falling Edge to SYNC Rising Edge	t <sub>14</sub>	840		800		ns
Minimum Pulse Width Low	t <sub>15</sub>	30		30		ns
Pulse Activation Time	t <sub>16</sub>	30		30		ns
Power-Up Time <sup>2</sup>		4.5		4.5		μs

<sup>1</sup>Guaranteed by design and characterization; not production tested.

<sup>2</sup>Time to exit power-down to normal mode of AD5686R/AD5685R/AD5684R operation, SYNC rising edge to 90% of DAC midscale value, with output unloaded.




Figure 2. Serial Write Operation

**DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . See Figure 4 and Figure 5.  $V_{DD} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$ ;  $V_{REF} = 2.5 \text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 5.

Parameter <sup>1</sup>	Symbol	1.62 V ≤ V <sub>LOGIC</sub> < 2.7 V		2.7 V ≤ V <sub>LOGIC</sub> ≤ 5.5 V		Unit
		Min	Max	Min	Max	
SCLK Cycle Time	t <sub>1</sub>	66		40		ns
SCLK High Time	t <sub>2</sub>	33		20		ns
SCLK Low Time	t <sub>3</sub>	33		20		ns
SYNC to SCLK Falling Edge	t <sub>4</sub>	33		20		ns
Data Setup Time	t <sub>5</sub>	5		5		ns
Data Hold Time	t <sub>6</sub>	5		5		ns
SCLK Falling Edge to SYNC Rising Edge	t <sub>7</sub>	15		10		ns
Minimum SYNC High Time	t <sub>8</sub>	60		30		ns
SDO Data Valid from SCLK Rising Edge	t <sub>9</sub>		45		30	ns
SYNC Rising Edge to SCLK Falling Edge	t <sub>10</sub>	15		10		ns
SYNC Rising Edge to SDO Disable	t <sub>11</sub>	60		60		ns

<sup>1</sup> Guaranteed by design and characterization; not production tested.

**Circuit and Timing Diagrams**




Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications





Figure 4. Daisy-Chain Timing Diagram



10800-005

Figure 5. Readback Timing Diagram



## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 6.**

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +7 V
$V_{LOGIC}$ to GND	-0.3 V to +7 V
$V_{OUT}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
$V_{REF}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
Digital Input Voltage to GND	-0.3 V to $V_{LOGIC} + 0.3$ V
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	125°C
16-Lead TSSOP, $\theta_{JA}$ Thermal Impedance, 0 Airflow (4-Layer Board)	112.6°C/W
16-Lead LFCSP, $\theta_{JA}$ Thermal Impedance, 0 Airflow (4-Layer Board)	70°C/W
Reflow Soldering Peak Temperature, Pb Free (J-STD-020)	260°C


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES  
1. THE EXPOSED PAD MUST BE TIED TO GND.

Figure 6. 16-Lead LFCSP Pin Configuration




Figure 7. 16-Lead TSSOP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.		Mnemonic	Description
LFCSP	TSSOP		
1	3	V <sub>OUTA</sub>	Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
2	4	GND	Ground Reference Point for All Circuitry on the Part.
3	5	V <sub>DD</sub>	Power Supply Input. This part can be operated from 2.7 V to 5.5 V, and the supply should be decoupled with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
4	6	V <sub>OUTC</sub>	Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
5	7	V <sub>OUTD</sub>	Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
6	8	SDO	Serial Data Output. Can be used to daisy-chain a number of AD5317R devices together or can be used for readback. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock.
7	9	LDAC	LDAC can be operated in two modes, asynchronously and synchronously. Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows all DAC outputs to be simultaneously updated. This pin can also be tied permanently low.
8	10	GAIN	Span Set Pin. When this pin is tied to GND, all four DAC outputs have a span of 0 V to V <sub>REF</sub> . When this pin is tied to V <sub>LOGIC</sub> , all four DAC outputs have a span of 0 V to 2 × V <sub>REF</sub> .
9	11	V <sub>LOGIC</sub>	Digital Power Supply. Voltage ranges from 1.62 V to 5.5 V.
10	12	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz.
11	13	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 24 clocks.
12	14	SDIN	Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input.
13	15	RESET	Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin. If the pin is not used, tie it permanently to V <sub>LOGIC</sub> . If the pin is forced low at power-up, the POR circuit does not initialize correctly until the pin is released.
14	16	RSTSEL	Power-On Reset Pin. Tying this pin to GND powers up all four DACs to zero scale. Tying this pin to V <sub>LOGIC</sub> powers up all four DACs to midscale.
15	1	V <sub>REF</sub>	Reference Voltage. The AD5317R has a common reference pin. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is as a reference output.
16	2	V <sub>OUTB</sub>	Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
17	N/A	EPAD	Exposed Pad. The exposed pad must be tied to GND.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Internal Reference Voltage vs. Temperature (Grade B)




Figure 11. Internal Reference Noise, 0.1 Hz to 10 Hz




Figure 9. Reference Output Temperature Drift Histogram




Figure 12. Internal Reference Voltage vs. Load Current




Figure 10. Internal Reference Noise Spectral Density vs. Frequency




Figure 13. Internal Reference Voltage vs. Supply Voltage




Figure 14. INL




Figure 17. INL Error and DNL Error vs.  $V_{REF}$




Figure 15. DNL




Figure 18. INL Error and DNL Error vs. Supply Voltage




Figure 16. INL Error and DNL Error vs. Temperature




Figure 19. Gain Error and Full-Scale Error vs. Temperature




Figure 20. Zero-Code Error and Offset Error vs. Temperature




Figure 23. TUE vs. Temperature




Figure 21. Gain Error and Full-Scale Error vs. Supply Voltage




Figure 24. TUE vs. Supply Voltage, Gain = 1




Figure 22. Zero-Code Error and Offset Error vs. Supply Voltage




Figure 25. TUE vs. Code




Figure 26.  $I_{DD}$  Histogram with External Reference, 5 V




Figure 29. Source and Sink Capability at 5 V




Figure 27.  $I_{DD}$  Histogram with Internal Reference,  $V_{REF} = 2.5 V$ , Gain = 2




Figure 30. Source and Sink Capability at 3 V




Figure 28. Headroom/Footroom vs. Load Current




Figure 31. Supply Current vs. Temperature




Figure 32. Settling Time, 5 V




Figure 35. Digital-to-Analog Glitch Impulse




Figure 33. Power-On Reset to 0V




Figure 36. Analog Crosstalk, Channel A




Figure 34. Exiting Power-Down to Midscale




Figure 37. 0.1 Hz to 10 Hz Output Noise Plot, External Reference




Figure 38. 0.1 Hz to 10 Hz Output Noise Plot, 2.5 V Internal Reference




Figure 40. Total Harmonic Distortion @ 1 kHz




Figure 39. Noise Spectral Density




Figure 41. Settling Time vs. Capacitive Load



## TERMINOLOGY

### Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot is shown in Figure 14.

### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 15.

### Zero-Code Error

Zero-code error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the AD5317R because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV. A plot of zero-code error vs. temperature can be seen in Figure 20.

### Full-Scale Error

Full-scale error is a measurement of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be  $V_{DD} - 1$  LSB. Full-scale error is expressed in percent of full-scale range (% of FSR). A plot of full-scale error vs. temperature can be seen in Figure 19.

### Gain Error

Gain error is a measurement of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as % of FSR.

### Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in  $\mu\text{V}/^\circ\text{C}$ .

### Gain Temperature Coefficient

Gain temperature coefficient is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of FSR/ $^\circ\text{C}$ .

### Offset Error

Offset error is a measurement of the difference between  $V_{\text{OUT}}$  (actual) and  $V_{\text{OUT}}$  (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the AD5317R with Code 4 loaded to the DAC register. It can be negative or positive.

### DC Power Supply Rejection Ratio (PSRR)

DC PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{\text{OUT}}$  to a change in  $V_{\text{DD}}$  for full-scale output of the DAC. It is measured in mV/V.  $V_{\text{REF}}$  is held at 2.5 V, and  $V_{\text{DD}}$  is varied by  $\pm 10\%$ .

### Output Voltage Settling Time

This is the amount of time it takes for the output of a DAC to settle to a specified level for a  $\frac{1}{4}$  to  $\frac{3}{4}$  full-scale input change and is measured from the rising edge of SYNC.

### Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000) (see Figure 35).

### Digital Feedthrough

Digital feedthrough is a measurement of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

### Noise Spectral Density

This is a measurement of the internally generated random noise. Random noise is characterized as a spectral density ( $\text{nV}/\sqrt{\text{Hz}}$ ). It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in  $\text{nV}/\sqrt{\text{Hz}}$ . A plot of noise spectral density is shown in Figure 39.

### DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in  $\mu\text{V}$ .

DC crosstalk due to load current change is a measurement of the impact that a change in load current on one DAC has on another DAC kept at midscale. It is expressed in  $\mu\text{V}/\text{mA}$ .

### Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-sec.

**Analog Crosstalk**

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa). Then execute a software LDAC and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-sec.

**DAC-to-DAC Crosstalk**

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC in response to a digital code change and subsequent analog output change of another DAC. It is measured by loading one channel with a full-scale code change (all 0s to all 1s and vice versa) using the write to and update commands while monitoring the output of another channel that is at midscale. The energy of the glitch is expressed in nV-sec.

**Total Harmonic Distortion (THD)**

THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. It is measured in dB.

**Voltage Reference TC**

Voltage reference TC is a measurement of the change in the reference output voltage with a change in temperature. The reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range expressed in ppm/°C, as follows:

$$TC = \left[ \frac{V_{REFmax} - V_{REFmin}}{V_{REFnom} \times TempRange} \right] \times 10^6$$

where:

$V_{REFmax}$  is the maximum reference output measured over the total temperature range.

$V_{REFmin}$  is the minimum reference output measured over the total temperature range.

$V_{REFnom}$  is the nominal reference output voltage, 2.5 V.

$TempRange$  is the specified temperature range of  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ .

## THEORY OF OPERATION

### DIGITAL-TO-ANALOG CONVERTER

The AD5317R is a quad, 10-bit, serial input, voltage output DAC with an internal reference. The part operates from supply voltages of 2.7 V to 5.5 V. Data is written to the AD5317R in a 24-bit word format via a 3-wire serial interface. The AD5317R incorporates a power-on reset circuit to ensure that the DAC output powers up to a known output state. The device also has a software power-down mode that reduces the typical current consumption to typically 4  $\mu$ A.

### TRANSFER FUNCTION

The internal reference is on by default. Because the input coding to the DAC is straight binary, the ideal output voltage when using an external reference is given by

$$V_{OUT} = V_{REF} \times Gain \left[ \frac{D}{2^N} \right]$$

where:

$D$  is the decimal equivalent of the binary code that is loaded to the DAC register as follows: 0 to 1023 for the 10-bit device.

$N$  is the DAC resolution (10-bits).

$Gain$  is the gain of the output amplifier and is set to 1 by default. The gain can be set to  $\times 1$  or  $\times 2$  using the gain select pin. When this pin is tied to GND, all four DAC outputs have a span from 0 V to  $V_{REF}$ . When this pin is tied to  $V_{DD}$ , all four DAC outputs have a span of 0 V to  $2 \times V_{REF}$ .

### DAC ARCHITECTURE

The DAC architecture consists of a string DAC followed by an output amplifier. Figure 42 shows a block diagram of the DAC architecture.




Figure 42. Single DAC Channel Architecture Block Diagram

The resistor string structure is shown in Figure 43. It is a string of resistors, each of Value  $R$ . The code loaded to the DAC register determines the node on the string where the voltage is to be tapped off and fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because the DAC is a string of resistors, it is guaranteed monotonic.




Figure 43. Resistor String Structure

### Output Amplifiers

The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to  $V_{DD}$ . The actual range depends on the value of  $V_{REF}$ , the GAIN pin, offset error, and gain error. The GAIN pin selects the gain of the output.

- If this pin is tied to GND, all four outputs have a gain of 1, and the output range is 0 V to  $V_{REF}$ .
- If this pin is tied to  $V_{DD}$ , all four outputs have a gain of 2, and the output range is 0 V to  $2 \times V_{REF}$ .

The output amplifiers are capable of driving a load of 1 k $\Omega$  in parallel with 2 nF to GND. The slew rate is 0.8 V/ $\mu$ s with a  $\frac{1}{4}$  to  $\frac{3}{4}$  scale settling time of 5  $\mu$ s.

**SERIAL INTERFACE**

The AD5317R has a 3-wire serial interface (SYNC, SCLK, and SDIN) that is compatible with SPI, QSPI™, and MICROWIRE interface standards as well as most DSPs. See Figure 2 for a timing diagram of a typical write sequence. The AD5317R contain an SDO pin to allow the user to daisy-chain multiple devices together (see the Daisy-Chain Operation section) or for readback.

**Input Shift Register**

The input shift register of the AD5317R is 24 bits wide. Data is loaded MSB first (DB23) and the first four bits are the command bits, C3 to C0 (see Table 8), followed by the 4-bit DAC address bits, DAC A, DAC B, DAC C, DAC D (see Table 9), and finally the data-word.

The data-word comprises the 10-bit input code, followed by six don't care bits (see Figure 44). These data bits are transferred to the input register on the 24 falling edges of SCLK and are updated on the rising edge of SYNC.

Commands can be executed on individual DAC channels, combined DAC channels, or on all DAC channels, depending on the address bits selected (see Table 9).

**Table 8. Command Bit Definitions**

Command				Description
C3	C2	C1	C0	
0	0	0	0	No operation
0	0	0	1	Write to Input Register n (dependent on LDAC)
0	0	1	0	Update DAC Register n with contents of Input Register n
0	0	1	1	Write to and update DAC Channel n
0	1	0	0	Power down/power up DAC
0	1	0	1	Hardware LDAC mask register
0	1	1	0	Software reset (power-on reset)
0	1	1	1	Internal reference setup register
1	0	0	0	Set up DCEN register (daisy-chain enable)
1	0	0	1	Set up readback register (readback enable)
1	0	1	0	Reserved
...	...	...	...	Reserved
1	1	1	1	No operation, daisy-chain mode

**Table 9. Address Bits and Selected DACs**

Address Bits				Selected DAC Channel <sup>1</sup>
DAC D	DAC C	DAC B	DAC A	
0	0	0	1	DAC A
0	0	1	0	DAC B
0	1	0	0	DAC C
1	0	0	0	DAC D
0	0	1	1	DAC A and DAC B
1	1	1	1	All DACs

<sup>1</sup> Any combination of DAC channels can be selected using the address bits.




Figure 44. AD5317R Input Shift Register Contents

10800-054

**STANDALONE OPERATION**

The write sequence begins by bringing the SYNC line low. Data from the SDIN line is clocked into the 24-bit input shift register on the falling edge of SCLK. After the last of the 24 data bits is clocked in, SYNC should be brought high. The programmed function is then executed, that is, an LDAC-dependent change in DAC register contents and/or a change in the mode of operation. If SYNC is taken high before the 24<sup>th</sup> clock, invalid data may be loaded to the DAC. SYNC must be brought high for a minimum of 20 ns (single channel, see t<sub>s</sub> in Figure 2) before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. SYNC should be idled at the rails between write sequences for even lower power operation of the part. The SYNC line is kept low for 24 falling edges of SCLK, and the DAC is updated on the rising edge of SYNC.

After the data is transferred into the input register of the addressed DAC, all DAC registers and outputs can be updated by taking LDAC low while the SYNC line is high.

**WRITE AND UPDATE COMMANDS**

**Write to Input Register n (Dependent on LDAC)**

Command 0001 allows the user to write to each DAC's dedicated input register individually. When LDAC is low, the input register is transparent (if not controlled by the LDAC mask register).

**Update DAC Register n with Contents of Input Register n**

Command 0010 loads the DAC registers/outputs with the contents of the input registers selected and updates the DAC outputs directly.

**Write to and Update DAC Channel n (Independent of LDAC)**


Command 0011 allows the user to write to the DAC registers and update the DAC outputs directly.

**DAISY-CHAIN OPERATION**

For systems that contain several DACs, the SDO pin can be used to daisy-chain several devices together. This function is enabled through a software executable daisy-chain enable (DCEN) command. Command 1000 is reserved for this DCEN function (see Table 8). The daisy-chain mode is enabled by setting Bit DB0 in the DCEN register. The default setting is standalone mode, where DB0 = 0. Table 10 shows how the state of the bit corresponds to the mode of operation of the device.

**Table 10. Daisy-Chain Enable (DCEN) Register**

DB0	Description
0	Standalone mode (default)
1	DCEN mode



\*ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 45. Daisy-Chaining the AD5317R

The SCLK pin is continuously applied to the input shift register when SYNC is low. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO line to the SDIN input on the next DAC in the chain, a daisy-chain interface is constructed. Each DAC in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal 24 × N, where N is the total number of devices that are updated. If SYNC is taken high at a clock that is not a multiple of 24, invalid data may be loaded to the DAC. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be a continuous or a gated clock. A continuous SCLK source can be used only if SYNC can be held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data.

## READBACK OPERATION

Readback mode is invoked through a software executable readback command. If the SDO output is disabled via the daisy-chain mode disable bit in the control register, it is automatically enabled for the duration of the read operation, after which it is disabled again. Command 1001 is reserved for the readback function. This command, in association with selecting one of the address bits, DAC A to DAC D, selects the register to read. Note that only one DAC register can be selected during readback. The remaining three address bits must be set to Logic 0. The remaining data bits in the write sequence are don't care bits. If more than one or no bits are selected, DAC Channel A is read back by default. During the next SPI write, the data appearing on the SDO output contains the data from the previously addressed register.

For example, to read back the DAC register for Channel A, the following sequence should be implemented:

1. Write 0x900000 to the AD5317R input register. This configures the part for read mode with the DAC register of Channel A selected. Note that all data bits, DB15 to DB0, are don't care bits.
2. Follow this with a second write, a NOP condition, 0x000000 (0xF00000 in daisy-chain mode). During this write, the data from the register is clocked out on the SDO line. DB23 to DB20 contain undefined data, and the last 16 bits contain the DB19 to DB4 DAC register contents.

## POWER-DOWN OPERATION

The AD5317R provides three separate power-down modes. Command 0100 is designated for the power-down function (see Table 8). These power-down modes are software programmable by setting eight bits, Bit DB7 to Bit DB0, in the input shift register. There are two bits associated with each DAC channel. Table 11 shows how the state of the two bits corresponds to the mode of operation of the device.

Table 11. Modes of Operation

Operating Mode	PDx1	PDx0
Normal Operation	0	0
Power-Down Modes		
1 kΩ to GND	0	1
100 kΩ to GND	1	0
Three-State	1	1

Any or all DACs (DAC A to DAC D) can be powered down to the selected mode by setting the corresponding bits. See Table 12 for the contents of the input shift register during the power-down/power-up operation.

When both Bit PDx1 and Bit PDx0 (where x is the channel selected) in the input shift register are set to 0, the part works normally with its normal power consumption of 1.1 mA at 5 V. However, for the three power-down modes, the supply current falls to 4 μA at 5 V. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the part is known while the part is in power-down mode. There are three different power-down options (see Table 11). The output is connected internally to GND through either a 1 kΩ or a 100 kΩ resistor, or it is left open-circuited (three-state). The output stage is illustrated in Figure 46.




Figure 46. Output Stage During Power-Down

The bias generator, output amplifier, resistor string, and other associated linear circuitry are shut down when the power-down mode is activated. However, the contents of the DAC registers are unaffected when in power-down. The DAC registers can be updated while the device is in power-down mode. The time required to exit power-down is typically 4.5 μs for  $V_{DD} = 5$  V.

Table 12. 24-Bit Input Shift Register Contents for Power-Down/Power-Up Operation<sup>1</sup>

DB23	DB22	DB21	DB20	DB19 to DB16	DB15 to DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 (LSB)
0	1	0	0	X	X	PDD1	PDD0	PDC1	PDC0	PDB1	PDB0	PDA1	PDA0
Command bits (C3 to C0)				Address bits (don't care)		Power-Down Select DAC D		Power-Down Select DAC C		Power-Down Select DAC B		Power-Down Select DAC A	

<sup>1</sup> X = don't care.

## LOAD DAC (HARDWARE $\overline{\text{LDAC}}$ PIN)

The AD5317R DAC has double buffered interfaces consisting of two banks of registers: input registers and DAC registers. The user can write to any combination of the input registers. Updates to the DAC register are controlled by the  $\overline{\text{LDAC}}$  pin.




Figure 47. Simplified Diagram of Input Loading Circuitry for a Single DAC

### Instantaneous DAC Updating ( $\overline{\text{LDAC}}$ Held Low)

$\overline{\text{LDAC}}$  is held low while data is clocked into the input register using Command 0001. Both the addressed input register and the DAC register are updated on the rising edge of  $\overline{\text{SYNC}}$  and the output begins to change (see Table 14).

### Deferred DAC Updating ( $\overline{\text{LDAC}}$ Is Pulsed Low)

$\overline{\text{LDAC}}$  is held high while data is clocked into the input register using Command 0001. All DAC outputs are asynchronously updated by taking  $\overline{\text{LDAC}}$  low after  $\overline{\text{SYNC}}$  has been taken high. The update now occurs on the falling edge of  $\overline{\text{LDAC}}$ .

Table 14. Write Commands and  $\overline{\text{LDAC}}$  Pin Truth Table<sup>1</sup>

Command	Description	Hardware $\overline{\text{LDAC}}$ Pin State	Input Register Contents	DAC Register Contents
0001	Write to Input Register n (dependent on $\overline{\text{LDAC}}$ )	$V_{\text{LOGIC}}$	Data update	No change (no update)
		GND <sup>2</sup>	Data update	Data update
0010	Update DAC Register n with contents of Input Register n	$V_{\text{LOGIC}}$	No change	Updated with input register contents
		GND	No change	Updated with input register contents
0011	Write to and update DAC Channel n	$V_{\text{LOGIC}}$	Data update	Data update
		GND	Data update	Data update

<sup>1</sup> A high to low hardware  $\overline{\text{LDAC}}$  pin transition always updates the contents of the DAC register with the contents of the input register on channels that are not masked (blocked) by the  $\overline{\text{LDAC}}$  mask register.

<sup>2</sup> When  $\overline{\text{LDAC}}$  is permanently tied low, the  $\overline{\text{LDAC}}$  mask bits are ignored.

## $\overline{\text{LDAC}}$ MASK REGISTER

Command 0101 is reserved for the software  $\overline{\text{LDAC}}$  function. Address bits are ignored. Writing to the DAC using Command 0101 loads the 4-bit  $\overline{\text{LDAC}}$  register (DB3 to DB0). The default for each channel is 0; that is, the  $\overline{\text{LDAC}}$  pin works normally. Setting the bits to 1 forces this DAC channel to ignore transitions on the  $\overline{\text{LDAC}}$  pin, regardless of the state of the hardware  $\overline{\text{LDAC}}$  pin. This flexibility is useful in applications where the user wishes to select which channels respond to the  $\overline{\text{LDAC}}$  pin.

The  $\overline{\text{LDAC}}$  mask register gives the user extra flexibility and control over the hardware  $\overline{\text{LDAC}}$  pin (see Table 13). Setting the  $\overline{\text{LDAC}}$  bits (DB3 to DB0) to 0 for a DAC channel means that this channel's update is controlled by the hardware  $\overline{\text{LDAC}}$  pin.

Table 13.  $\overline{\text{LDAC}}$  Overwrite Definition

Load $\overline{\text{LDAC}}$ Register		$\overline{\text{LDAC}}$ Operation
$\overline{\text{LDAC}}$ Bits (DB3 to DB0)	$\overline{\text{LDAC}}$ Pin	
0	1 or 0	Determined by the $\overline{\text{LDAC}}$ pin.
1	X <sup>1</sup>	DAC channels are updated and override the $\overline{\text{LDAC}}$ pin. DAC channels see $\overline{\text{LDAC}}$ as 1.

<sup>1</sup> X = don't care.

**HARDWARE RESET ( $\overline{\text{RESET}}$ )**

$\overline{\text{RESET}}$  is an active low reset that allows the outputs to be cleared to either zero scale or midscale. The clear code value is user selectable via the  $\overline{\text{RESET}}$  select pin. It is necessary to keep  $\overline{\text{RESET}}$  low for a minimum of 30 ns to complete the operation (see Figure 2). When the  $\overline{\text{RESET}}$  signal is returned high, the output remains at the cleared value until a new value is programmed. The outputs cannot be updated with a new value while the  $\overline{\text{RESET}}$  pin is low. There is also a software executable reset function that resets the DAC to the power-on reset code. Command 0110 is designated for this software reset function (see Table 8). Any events on  $\overline{\text{LDAC}}$  during a power-on reset are ignored. If the  $\overline{\text{RESET}}$  pin is pulled low at power-up, the device does not initialize correctly until the pin is released.

**RESET SELECT PIN (RSTSEL)**

The AD5317R contains a power-on reset circuit that controls the output voltage during power-up. By connecting the RSTSEL pin low, the output powers up to zero scale. Note that this is outside the linear region of the DAC. By connecting the RSTSEL pin high,  $V_{\text{OUT}}$  powers up to midscale. The output remains powered up at this level until a valid write sequence is made to the DAC.



### INTERNAL REFERENCE SETUP

By default, the internal reference is on at power-up. To reduce the supply current, the on-chip reference can be turned off. Command 0111 is reserved for setting up the internal reference. To turn off the internal reference, set the software programmable bit, DB0, in the input shift register using Command 0111, as shown in Table 16. Table 15 shows how the state of the DB0 bit corresponds to the mode of operation.

Table 15. Internal Reference Setup Register

Internal Reference Setup Register (Bit DB0)	Action
0	Reference on (default)
1	Reference off

### SOLDER HEAT REFLOW

As with all IC reference voltage circuits, the reference value experiences a shift induced by the soldering process. Analog Devices, Inc., performs a reliability test called precondition to mimic the effect of soldering a device to a board. The output voltage specification in Table 2 includes the effect of this reliability test.

Figure 48 shows the effect of solder heat reflow (SHR) as measured through the reliability test (precondition).




Figure 48. SHR Reference Voltage Shift

### LONG-TERM TEMPERATURE DRIFT

Figure 49 shows the change in the  $V_{REF}$  (ppm) value after 1000 hours at 25°C ambient temperature.




Figure 49. Reference Drift Through to 1000 Hours

### THERMAL HYSTERESIS

Thermal hysteresis is the voltage difference induced on the reference voltage by sweeping the temperature from ambient to cold, to hot, and then back to ambient.

Thermal hysteresis data is shown in Figure 50. It is measured by sweeping the temperature from ambient to -40°C, then to +105°C, and then back to ambient. The  $V_{REF}$  delta is then measured between the two ambient measurements (shown in blue in Figure 50). The same temperature sweep and measurements were immediately repeated, and the results are shown in red in Figure 50.




Figure 50. Thermal Hysteresis

Table 16. 24-Bit Input Shift Register Contents for Internal Reference Setup Command<sup>1</sup>

DB23 (MSB)	DB22	DB21	DB20	DB19 to DB16	DB15 to DB1	DB0 (LSB)
0	1	1	1	X	X	1 or 0
Command bits (C3 to C0)				Address bits (don't care)		Reference setup register

<sup>1</sup> X = don't care.

## APPLICATIONS INFORMATION

### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the [AD5317R](#) is via a serial bus that uses a standard protocol that is compatible with DSP processors and microcontrollers. The communications channel requires a 3- or 4-wire interface consisting of a clock signal, a data signal, and a synchronization signal. The device requires a 24-bit data-word with data valid on the rising edge of SYNC.

### AD5317R TO ADSP-BF531 INTERFACE

The SPI interface of the [AD5317R](#) is designed to be easily connected to industry-standard DSPs and microcontrollers. Figure 51 shows the [AD5317R](#) connected to the Analog Devices, Inc., Blackfin® DSP. The Blackfin has an integrated SPI port that can be connected directly to the SPI pins of the [AD5317R](#).




Figure 51. ADSP-BF531 Interface

### AD5317R TO SPORT INTERFACE

The Analog Devices ADSP-BF527 has one SPORT serial port. Figure 52 shows how one SPORT interface can be used to control the [AD5317R](#).




Figure 52. SPORT Interface

### LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The PCB on which the [AD5317R](#) is mounted should be designed so that the [AD5317R](#) lies on the analog plane.

The [AD5317R](#) should have ample supply bypassing of 10  $\mu\text{F}$  in parallel with 0.1  $\mu\text{F}$  on each supply, located as close to the package as possible, ideally right up against the device. The 10  $\mu\text{F}$  capacitors are the tantalum bead type. The 0.1  $\mu\text{F}$  capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

In systems where there are many devices on one board, it is often useful to provide some heat sinking capability to allow the power to dissipate easily.

The [AD5317R](#) LFCSP model has an exposed pad beneath the device. Connect this pad to the GND supply for the part. For optimum performance, use special considerations to design the motherboard and to mount the package. For enhanced thermal, electrical, and board level performance, solder the exposed pad on the bottom of the package to the corresponding thermal land pad on the PCB. Design thermal vias into the PCB land pad area to further improve heat dissipation.

The GND plane on the device can be increased (as shown in Figure 53) to provide a natural heat sinking effect.





Figure 53. Pad Connection to Board

**GALVANICALLY ISOLATED INTERFACE**

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. *iCoupler*® products from Analog Devices provide voltage isolation in excess of 2.5 kV. The serial loading structure of the AD5317R makes the part ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 54 shows a 4-channel isolated interface to the AD5317R using an ADuM1400. For further information, visit <http://www.analog.com/icouplers>.




<sup>1</sup>ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 54. Isolated Interface

108000-167


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.

Figure 55. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
3 mm x 3 mm Body, Very Very Thin Quad  
(CP-16-22)  
Dimensions shown in millimeters

08-16-2010-E



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 56. 16-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-16)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Resolution	Temperature Range	Accuracy (Typ)	Reference Tempco (ppm/°C)	Package Description	Package Option	Branding
AD5317RBCPZ-RL7	10 Bits	-40°C to +105°C	±0.12 LSB INL	5 (max)	16-Lead LFCSP_WQ	CP-16-22	DG6
AD5317RBRUZ	10 Bits	-40°C to +105°C	±0.12 LSB INL	5 (max)	16-Lead TSSOP	RU-16	
AD5317RBRUZ-RL7	10 Bits	-40°C to +105°C	±0.12 LSB INL	5 (max)	16-Lead TSSOP	RU-16	
EVAL-AD5317RDBZ					Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Digital to Analog Converters - DAC category](#):*

*Click to view products by [Analog Devices manufacturer](#):*

Other Similar products are found below :

[5962-8871903MYA](#) [5962-8876601LA](#) [AD5311BRMZ-REEL7](#) [AD664AJ](#) [AD7534JPZ](#) [TCC-103A-RT](#) [057536E](#) [5962-89657023A](#)  
[702423BB](#) [TCC-202A-RT](#) [AD664BE](#) [TCC-303A-RT](#) [TCC-206A-RT](#) [AD5770RBCBZ-RL7](#) [DAC8229FSZ-REEL](#) [AD5673RBCPZ-2](#)  
[MCP48FVB24-20E/ST](#) [MCP48FVB28-E/MQ](#) [MCP48FEB18-20E/ST](#) [MCP48FEB18-E/MQ](#) [MCP48FEB24-E/MQ](#) [MCP47FVB04-20E/ST](#)  
[MCP48FEB28T-20E/ST](#) [MCP47FVB04T-E/MQ](#) [MCP48FEB28T-E/MQ](#) [MCP48FVB28T-20E/ST](#) [MCP47FVB28T-20E/ST](#) [MCP47FEB24T-](#)  
[E/MQ](#) [MCP48FVB24T-E/MQ](#) [MCP48FVB18T-20E/ST](#) [MCP47FEB14T-E/MQ](#) [MCP48FVB14T-20E/ST](#) [MCP48FEB08T-E/MQ](#)  
[MCP47FEB08T-E/MQ](#) [MCP48FVB08T-20E/ST](#) [MCP48FEB04T-20E/ST](#) [MCP47FEB04T-E/MQ](#) [MCP48FVB04T-20E/ST](#) [MCP47FVB04T-](#)  
[20E/ST](#) [MCP48CVB18-E/ML](#) [MCP48CVB08-E/ML](#) [MCP47CMB28-E/ML](#) [MCP48CMB18-E/ML](#) [MCP48CVB14-E/ML](#) [MCP48CMB04-](#)  
[E/ML](#) [MCP48CMB08-E/ML](#) [MCP47CVB04-E/ML](#) [MCP47CMB14-E/ML](#) [MCP48CMB14-E/ML](#) [MCP48CVB28-20E/ST](#)