## 16-Channel, 12-Bit Voltage-Output DAC with 14-Bit Increment Mode

## FEATURES

## High Integration:

16-Channel DAC in $12 \mathrm{~mm} \times 12 \mathrm{~mm}$ CSPBGA
14-Bit Resolution via Increment/Decrement Mode
Guaranteed Monotonic
Low Power, SPI ${ }^{\circledR}$, QSPI $^{\text {TM }}$, MICROWIRE ${ }^{\text {TM }}$, and DSP Compatible
3-Wire Serial Interface
Output Impedance $0.5 \Omega$
Output Voltage Range
$\pm 2.5$ V (AD5516-1)
$\pm 5 \mathrm{~V}$ (AD5516-2)
$\pm 10$ V (AD5516-3)
Asynchronous Reset Facility (via RESET Pin)
Asynchronous Power-Down Facility (via PD Pin)
Daisy-Chain Mode
Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## APPLICATIONS

Level Setting
Instrumentation
Automatic Test Equipment
Optical Networks
Industrial Control Systems
Data Acquisition
Low Cost I/O

## GENERAL DESCRIPTION

The AD5516 is a 16 -channel, 12 -bit voltage-output DAC. The selected DAC register is written to via the 3-wire serial interface. DAC selection is accomplished via address bits A3-A0. 14 -bit resolution can be achieved by fine adjustment in Increment/Decrement Mode (Mode 2). The serial interface operates at clock rates up to 20 MHz and is compatible with standard SPI, MICROWIRE, and DSP interface standards. The output voltage range is fixed at $\pm 2.5 \mathrm{~V}$ (AD5516-1), $\pm 5 \mathrm{~V}$ (AD5516-2), and $\pm 10 \mathrm{~V}$ (AD5516-3). Access to the feedback resistor in each channel is provided via the $\mathrm{R}_{\mathrm{FB}} 0$ to $\mathrm{R}_{\mathrm{FB}} 15$ pins.

The device is operated with $\mathrm{AV}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{DV}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-4.75 \mathrm{~V}$ to -12 V , and $\mathrm{V}_{\mathrm{DD}}=+4.75 \mathrm{~V}$ to +12 V , and requires a stable 3 V reference on REF_IN.

## PRODUCT HIGHLIGHTS

1. Sixteen 12-bit DACs in one package, guaranteed monotonic.
2. Available in a 74-lead CSPBGA package with a body size of $12 \mathrm{~mm} \times 12 \mathrm{~mm}$.

## FUNCTIONAL BLOCK DIAGRAM


*Protected by U.S. Patent No.5,969,657.
REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## AD5516-SPECIFICATIONS ${ }^{\left(V_{D D}=+4.75 \mathrm{~V} \text { to }+13.2 \mathrm{~V}, \mathrm{~V}_{\text {Ss }}=-4.75 \mathrm{~V} \text { to }-13.2 \mathrm{~V} \text {; } \mathrm{AV}_{\mathrm{cc}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \text {; } \mathrm{DV}_{\mathrm{cc}}=\right.}$ 2.7 V to 5.25 V ; AGND = DGND = DACGND $=0 \mathrm{~V}$; REF_IN = 3 V ; All outputs unloaded. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)

| Parameter ${ }^{1}$ | A Version ${ }^{2}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| DAC DC PERFORMANCE <br> Resolution <br> Integral Nonlinearity (INL) <br> Differential Nonlinearity (DNL) <br> Increment/Decrement Step-Size <br> Bipolar Zero Error <br> Positive Full-Scale Error <br> Negative Full-Scale Error | $\begin{aligned} & 12 \\ & \pm 2 \\ & -1 /+1.3 \\ & \pm 0.25 \\ & \pm 7 \\ & \pm 10 \\ & \pm 10 \end{aligned}$ | Bits LSB max LSB max LSB typ LSB max LSB max LSB max | Mode 1 <br> $\pm 0.5$ LSB typ, Monotonic; Mode 1 <br> Monotonic; Mode 2 Only |
| VOLTAGE REFERENCE REF_IN Nominal Input Voltage Input Voltage Range ${ }^{3}$ Input Current | $\begin{aligned} & 3 \\ & 2.875 / 3.125 \\ & \pm 1 \end{aligned}$ | V V min/max $\mu \mathrm{A}$ max | $<1 \mathrm{nA}$ typ |
| ANALOG OUTPUTS ( $\mathrm{V}_{\text {OUT }} 0-15$ ) Output Temperature Coefficient ${ }^{3}{ }^{4}$ DC Output Impedance ${ }^{3}$ Output Range ${ }^{5}$ <br> AD5516-1 <br> AD5516-2 <br> AD5516-3 <br> Resistive Load ${ }^{3}$, 6, 7 <br> Capacitive Load ${ }^{3,6}$ <br> Short Circuit Current ${ }^{3}$ <br> DC Power Supply Rejection Ratio ${ }^{3}$ <br> DC Crosstalk ${ }^{3}$ | $\begin{aligned} & 10 \\ & 0.5 \\ & \\ & \pm 2.5 \\ & \pm 5 \\ & \pm 10 \\ & 5 \\ & 200 \\ & 7 \\ & -85 \\ & 0.1 \end{aligned}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ typ <br> $\Omega$ typ <br> V typ <br> V typ <br> V typ <br> $k \Omega$ min <br> pF <br> mA typ <br> dB typ <br> LSB max | of FSR <br> $100 \mu$ A Output Load <br> $100 \mu$ A Output Load <br> $100 \mu$ A Output Load $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V} \pm 5 \%$ |
| DIGITAL INPUTS ${ }^{3}$ <br> Input Current Input Low Voltage <br> Input High Voltage <br> Input Hysteresis (SCLK and $\overline{\text { SYNC }}$ ) Input Capacitance | $\pm 10$ 0.8 0.4 2.4 2 150 10 | $\mu \mathrm{A}$ max <br> V max <br> V max <br> V min <br> V min <br> mV typ <br> pF max | $\begin{aligned} & \pm 5 \mu \mathrm{~A} \text { typ } \\ & \mathrm{DV} \\ & \mathrm{DV}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{DV}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{DV}_{\mathrm{CC}}=3 \mathrm{~V} \pm 10 \% \\ & 5 \mathrm{pF} \text { typ } \end{aligned}$ |
| DIGITAL OUTPUTS ( $\left.\overline{\text { BUSY }}, \mathrm{D}_{\text {OUT }}\right)^{3}$ <br> Output Low Voltage, $\mathrm{DV}_{\mathrm{CC}}=5 \mathrm{~V}$ <br> Output High Voltage, $\mathrm{DV}_{\mathrm{CC}}=5 \mathrm{~V}$ <br> Output Low Voltage, $\mathrm{DV}_{\mathrm{CC}}=3 \mathrm{~V}$ <br> Output High Voltage, $\mathrm{DV}_{\mathrm{CC}}=3 \mathrm{~V}$ <br> High Impedance Leakage Current ( $\mathrm{D}_{\text {OUT }}$ only) High Impedance Output Capacitance ( $\mathrm{D}_{\text {out }}$ only) | $\begin{aligned} & 0.4 \\ & 4 \\ & 0.4 \\ & 2.4 \\ & \pm 1 \\ & 5 \end{aligned}$ | V max <br> V min <br> V max <br> V min <br> $\mu \mathrm{A}$ max <br> pF typ | Sinking $200 \mu \mathrm{~A}$ <br> Sourcing $200 \mu \mathrm{~A}$ <br> Sinking $200 \mu \mathrm{~A}$ <br> Sourcing $200 \mu \mathrm{~A}$ <br> DCEN $=0$ <br> DCEN $=0$ |
| POWER REQUIREMENTS <br> Power Supply Voltages <br> $V_{D D}$ <br> $\mathrm{V}_{\mathrm{ss}}$ <br> $\mathrm{AV}_{\mathrm{CC}}$ <br> DV Cc <br> Power Supply Currents ${ }^{8}$ <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{I}_{\mathrm{SS}}$ <br> $\mathrm{AI}_{\mathrm{CC}}$ <br> $\mathrm{DI}_{\mathrm{CC}}$ <br> Power-Down Currents ${ }^{8}$ $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{I}_{\mathrm{SS}}$ <br> $\mathrm{AI}_{\mathrm{CC}}$ <br> $\mathrm{DI}_{\mathrm{CC}}$ <br> Power Dissipation ${ }^{8}$ | $\begin{aligned} & 4.75 / 15.75 \\ & -4.75 /-15.75 \\ & 4.75 / 5.25 \\ & 2.7 / 5.25 \\ & 5 \\ & 5 \\ & 17 \\ & 1.5 \\ & 1 \\ & 1 \\ & 2 \\ & 2 \\ & 105 \end{aligned}$ | V min/max <br> V min/max <br> V min/max <br> V min/max <br> mA max <br> mA max <br> mA max <br> mA max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max <br> mW typ | 3.5 mA typ. All Channels Full-Scale. <br> 3.5 mA typ. All Channels Full-Scale. <br> 13 mA typ <br> 1 mA typ <br> 200 nA typ <br> 200 nA typ <br> $V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}$ |

## NOTES

${ }^{1}$ See Terminology section.
${ }^{2} \mathrm{~A}$ Version: Industrial temperature range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; typical at $+25^{\circ} \mathrm{C}$.
${ }^{3}$ Guaranteed by design and characterization; not production tested.
${ }^{4}$ AD780 as reference for the AD5516.
${ }^{5}$ Output range is restricted from $\mathrm{V}_{\mathrm{SS}}+2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$. Output span varies with reference voltage and is functional down to 2 V .
${ }^{6}$ Ensure that you do not exceed $\mathrm{T}_{\mathrm{J} \text { (MAX) }}$. See Absolute Maximum Ratings section.
${ }^{7}$ With $5 \mathrm{k} \Omega$ resistive load, footroom required is as follows: AD5516-1, 2 V ; AD5516-2, 2.5 V ; AD5516-3, 3 V .
${ }^{8}$ Outputs unloaded.
Specifications subject to change without notice.

AC CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{DD}}=+4.75 \mathrm{~V}\right.$ to $+13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-4.75 \mathrm{~V}$ to $-13.2 \mathrm{~V} ; \mathrm{AV}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; \mathrm{DV}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.25 V ;
AGND $=$ DGND $=$ DACGND $=0 \mathrm{~V}$; REF IN $=3 \mathrm{~V}$. All outputs unloaded.
All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)

| Parameter ${ }^{1,2}$ | A Version ${ }^{3}$ | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| Output Voltage Settling Time (Mode 1) ${ }^{4}$ |  |  | $100 \mathrm{pF}, 5 \mathrm{k} \Omega$ Load Full-Scale Change |
| AD5516-1 | 32 | $\mu s$ max |  |
| AD5516-2 | 32 | $\mu \mathrm{s}$ max |  |
| AD5516-3 | 36 | $\mu s$ max |  |
| Output Voltage Settling Time (Mode 2) ${ }^{4}$ |  |  | $100 \mathrm{pF}, 5 \mathrm{k} \Omega$ Load, 127 Code Increment |
| AD5516-1 | 2.5 | $\mu \mathrm{s}$ max |  |
| AD5516-2 | 3.35 | $\mu \mathrm{s}$ max |  |
| AD5516-3 | 7 | $\mu \mathrm{s}$ max |  |
| Slew Rate | 0.85 | V/ $\mu \mathrm{s}$ typ |  |
| Digital-to-Analog Glitch Impulse | 1 | nV-s typ | 1 LSB Change around Major Carry |
| Digital Crosstalk | 5 | nV-s typ |  |
| Analog Crosstalk |  |  |  |
| AD5516-1 | 1 | nV-s typ |  |
| AD5516-2 | 5 | nV-s typ |  |
| AD5516-3 | 20 | nV-s typ |  |
| Digital Feedthrough | 1 | nV-s typ |  |
| Output Noise Spectral Density @ 10 kHz AD5516-1 | 150 | $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ typ |  |
| AD5516-2 | 350 | $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$ typ |  |
| AD5516-3 | 700 | $\mathrm{nV} /(\mathrm{Hz})^{1 / 2} \mathrm{typ}$ |  |

## NOTES

${ }^{1}$ See Terminology section.
${ }^{2}$ Guaranteed by design and characterization; not production tested.
${ }^{3} \mathrm{~A}$ version: Industrial temperature range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{4}$ Timed from the end of a write sequence and includes $\overline{\text { BUSY }}$ low time.
Specifications subject to change without notice.

$$
\text { TIMING CHARACTERIST|CS } \begin{aligned}
& \left(\mathrm{V}_{\mathrm{DD}}=+4.75 \mathrm{~V} \text { to }+13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-4.75 \mathrm{~V} \text { to }-13.2 \mathrm{~V} \text {; } \mathrm{AV}_{\mathrm{CC}}=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \text {; } \mathrm{DV}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.25 \mathrm{~V}\right. \text {; } \\
& \text { AGND }=\mathrm{DACGND}=0 \mathrm{~V} \text {. All specifications } \mathrm{T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \text {, unless otherwise noted.) }
\end{aligned}
$$

| Parameter ${ }^{1,2,3}$ | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (A Version) | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {UPDATE }}$ | 32 | kHz max | DAC Update Rate (Mode 1) |
| $\mathrm{f}_{\text {UPDATE2 }}$ | 750 | kHz max | DAC Update Rate (Mode 2) |
| $\mathrm{f}_{\text {CLKIN }}$ | 20 | MHz max | SCLK Frequency |
| $\mathrm{t}_{1}$ | 20 | ns min | SCLK High Pulsewidth |
| $\mathrm{t}_{2}$ | 20 | ns min | SCLK Low Pulsewidth |
| $\mathrm{t}_{3}$ | 15 | ns min | SYNC Falling Edge to SCLK Falling Edge Setup Time |
| $\mathrm{t}_{4}$ | 5 | ns min | $\mathrm{D}_{\text {IN }}$ Setup Time |
| $\mathrm{t}_{5}$ | 5 | ns min | $\mathrm{D}_{\text {IN }}$ Hold Time |
| $\mathrm{t}_{6}$ | 0 | ns min | SCLK Falling Edge to $\overline{\text { SYNC Rising Edge }}$ |
| $\mathrm{t}_{7}$ | 10 | ns min | Minimum SYNC High Time (Standalone Mode) |
| $\mathrm{t}_{7 \text { MODE } 2}$ | 400 | ns min | Minimum SYNC High Time (Daisy-Chain Mode) |
| $\mathrm{t}_{8 \text { MODE1 }}$ | 10 | ns min | $\overline{\text { BUSY }}$ Rising Edge to $\overline{\text { SYNC Falling Edge }}$ |
| $\mathrm{t}_{9 \text { MODE2 }}$ | 200 | ns min | 18th SCLK Falling Edge to $\overline{\text { SYNC Falling Edge (Standalone Mode) }}$ |
| $\mathrm{t}_{10}{ }_{4}$ | 10 | $n \mathrm{~ns}$ min | SYNC Rising Edge to SCLK Rising Edge (Daisy-Chain Mode) |
| $\mathrm{t}_{11}{ }^{4}$ | 20 | ns max | SCLK Rising Edge to $\mathrm{D}_{\text {Out }}$ Valid (Daisy-Chain Mode) |
| $\mathrm{t}_{12}$ | 20 | ns min | RESET Pulsewidth |

[^0]
## TIMING DIAGRAMS



Figure 1. Serial Interface Timing Diagram


Figure 2. Daisy-Chaining Timing Diagram


Figure 3. Load Circuit for Dout Timing Specifications

## ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.) |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to AGND | -0.3 V to +17 V |
| $\mathrm{V}_{\text {Ss }}$ to AGND | +0.3 V to -17 V |
| $A V_{C C}$ to AGND, DACGND | -0.3 V to +7 V |
| DV ${ }_{\text {CC }}$ to DGND | -0.3 V to +7 V |
| Digital Inputs to DGND | -0.3 V to $\mathrm{DV}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Digital Outputs to DGND | -0.3 V to $\mathrm{DV}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| REF_IN to AGND, DACGND | -0.3 V to $\mathrm{AV}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OUT }} 0-15$ to AGND | $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| AGND to DGND | -0.3 V to +0.3 V |
| $\mathrm{R}_{\mathrm{FB}} 0-15$ to AGND | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range, | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature ( $\mathrm{T}_{\mathrm{J} \text { MAX }}$ ) . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
74 -Lead CSPBGA Package, $\theta_{\mathrm{JA}}$ Thermal Impedance . . . $41^{\circ} \mathrm{C} / \mathrm{W}$ Reflow Soldering

Peak Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$
Time at Peak Temperature . . . . . . . . . . . . . 10 sec to 40 sec

## NOTES

${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ Transient currents of up to 100 mA will not cause SCR latch-up.

ORDERING GUIDE

| Model | Function | Output Voltage Span | Package Option |
| :--- | :--- | :--- | :--- |
| AD5516ABC-1 | 16 DACs | $\pm 2.5 \mathrm{~V}$ | 74 -Lead CSPBGA |
| AD5516ABC-2 | 16 DACs | $\pm 5 \mathrm{~V}$ | 74 -Lead CSPBGA |
| AD5516ABC-3 | 16 DACs | $\pm 10 \mathrm{~V}$ | 74 -Lead CSPBGA |
| EVAL-AD5516-1EB |  |  | Evaluation Board |
| EVAL-AD5516-2EB |  |  | Evaluation Board |
| EVAL-AD5516-3EB |  | Evaluation Board |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5516 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION



74-LEAD CSPBGA BALL CONFIGURATION

| CSPBGA <br> Number | Ball <br> Name | CSPBGA <br> Number | Ball <br> Name | CSPBGA <br> Number | Ball <br> Name | CSPBGA <br> Number | Ball <br> Name | CSPBGA <br> Number | Ball <br> Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | NC | B5 | DGND | D11 | NC | H10 | V ${ }_{\text {OUT }} 13$ | K9 | $\mathrm{R}_{\mathrm{FB}} 10$ |
| A2 | NC | B6 | DGND | E1 | $\mathrm{V}_{\text {OuT }}{ }^{1}$ | H11 | $\mathrm{V}_{\text {OUT }} 12$ | K10 | $\mathrm{R}_{\mathrm{FB}} 9$ |
| A3 | $\overline{\text { RESET }}$ | B7 | NC | E2 | NC | J1 | $\mathrm{R}_{\mathrm{FB}} 3$ | K11 | V OUT ${ }^{11}$ |
| A4 | $\overline{\text { BUSY }}$ | B8 | NC | E10 | AGND1 | J2 | $\mathrm{V}_{\text {OUT }} 4$ | L1 | NC |
| A5 | DGND | B9 | SCLK | E11 | PD | J6 | NC | L2 | $\mathrm{V}_{\text {Out }} 6$ |
| A6 | DV ${ }_{\text {CC }}$ | B10 | NC | F1 | $\mathrm{V}_{\text {OuT }} 2$ | J10 | $\mathrm{R}_{\mathrm{FB}} 12$ | L3 | $\mathrm{R}_{\mathrm{FB}} 6$ |
| A7 | $\mathrm{D}_{\text {Out }}$ | B11 | REF_IN | F2 | $\mathrm{R}_{\mathrm{FB}} 1$ | J11 | $\mathrm{R}_{\mathrm{FB}} 11$ | L4 | Vout 7 |
| A8 | $\mathrm{D}_{\text {IN }}$ | C1 | $\mathrm{V}_{\text {OUT }} 0$ | F10 | AGND2 | K1 | $\mathrm{R}_{\mathrm{FB}} 4$ | L5 | NC |
| A9 | $\overline{\text { SYNC }}$ | C2 | DACGND | F11 | $\mathrm{R}_{\mathrm{FB}} 14$ | K2 | $\mathrm{V}_{\text {OUT }} 5$ | L6 | $\mathrm{V}_{\mathrm{DD}} 2$ |
| A10 | NC | C6 | NC | G1 | $\mathrm{R}_{\mathrm{FB}} 2$ | K3 | $\mathrm{R}_{\mathrm{FB}} 5$ | L7 | $\mathrm{V}_{\mathrm{DD}} 1$ |
| A11 | NC | C10 | $\mathrm{AV}_{\mathrm{CC}} 1$ | G2 | $\mathrm{R}_{\mathrm{FB}} 15$ | K4 | NC | L8 | $\mathrm{R}_{\mathrm{FB}} 7$ |
| B1 | NC | C11 | NC | G10 | Vout 14 | K5 | $\mathrm{V}_{\text {SS }} 2$ | L9 | $\mathrm{V}_{\text {OUT }} 8$ |
| B2 | NC | D1 | $\mathrm{R}_{\mathrm{FB}} 0$ | G11 | $\mathrm{R}_{\mathrm{FB}} 13$ | K6 | $\mathrm{V}_{\text {SS }} 1$ | L10 | $\mathrm{R}_{\mathrm{FB}} 8$ |
| B3 | NC | D2 | DACGND | H1 | $\mathrm{V}_{\text {OUT }}{ }^{3}$ | K7 | V ${ }_{\text {Out }} 10$ | L11 | NC |
| B4 | DCEN | D10 | $\mathrm{AV}_{\mathrm{CC}} 2$ | H2 | Vout 15 | K8 | $\mathrm{V}_{\text {OUT }}{ }^{9}$ |  |  |

NC $=$ Not Internally Connected

PIN FUNCTION DESCRIPTIONS

| Mnemonic | Function |
| :---: | :---: |
| AGND (1-2) | Analog GND Pins |
| $\mathrm{AV}_{\mathrm{CC}}$ (1-2) | Analog Supply Pins. Voltage range from 4.75 V to 5.25 V . |
| $\mathrm{V}_{\mathrm{DD}}(1-2)$ | $\mathrm{V}_{\mathrm{DD}}$ Supply Pins. Voltage range from 4.75 V to 15.75 V . |
| $\mathrm{V}_{\text {SS }}$ (1-2) | $\mathrm{V}_{\text {SS }}$ Supply Pins. Voltage range from -4.75 V to -15.75 V . |
| DGND | Digital GND Pins |
| DV ${ }_{\text {CC }}$ | Digital Supply Pin. Voltage range from 2.7 V to 5.25 V. |
| DACGND | Reference GND Supply for All 16 DACs |
| REF_IN | Reference Input Voltage for All 16 DACs. The recommended value of REF_IN is 3 V . |
| $\mathrm{V}_{\text {OUT }}(0-15)$ | Analog Output Voltages from the 16 DAC Channels |
| $\mathrm{R}_{\mathrm{FB}}$ (0-15) | Feedback Resistors. For nominal output voltage range, connect each $R_{F B}$ to its corresponding $V_{\text {Out }}$. Access to the feedback resistors enables the user to increase the DAC current drive or generate programmable current sources. They should not be used for gain adjustment. |
| $\overline{\text { SYNC }}$ | Active Low Input. This is the frame synchronization signal for the serial interface. While $\overline{\text { SYNC }}$ is low, data is transferred in on the falling edge of SCLK. |

## PIN FUNCTION DESCRIPTIONS (continued)

| Mnemonic | Function |
| :---: | :---: |
| SCLK | Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK. This operates at clock speeds up to 20 MHz . |
| $\mathrm{D}_{\text {IN }}$ | Serial Data Input. Data must be valid on the falling edge of SCLK. |
| $\mathrm{D}_{\text {OUT }}$ | Serial Data Output. $\mathrm{D}_{\text {OUT }}$ can be used for daisy-chaining a number of devices together or for reading back the data in the shift register for diagnostic purposes. Data is clocked out on $\mathrm{D}_{\text {OUt }}$ on the rising edge of SCLK and is valid on the falling edge of SCLK. |
| DCEN ${ }^{1}$ | Active High Control Input. This pin is tied high to enable Daisy-Chain Mode. |
| $\overline{\mathrm{RESET}}^{2}$ | Active Low Control Input. This resets all DAC registers to power-on value. |
| PD ${ }^{1}$ | Active High Control Input. All DACs go into power-down mode when this pin is high. The DAC outputs go into a high impedance state. |
| $\overline{\text { BUSY }}$ | Active Low Output. This signal tells the user that the analog calibration loop is active. It goes low during conversion. The duration of the pulse on $\overline{\mathrm{BUSY}}$ determines the maximum DAC update rate, $\mathrm{f}_{\text {UPDATE }}$. Further writes to the AD5516 are ignored while $\overline{\mathrm{BUSY}}$ is active. |

## NOTES

${ }^{1}$ Internal pull-down device on this logic input. Therefore it can be left floating and will default to a logic low condition
${ }^{2}$ Internal pull-up device on this logic input. Therefore it can be left floating and will default to a logic high condition.

## TERMINOLOGY

## Integral Nonlinearity (INL)

This is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is expressed in LSBs.

## Differential Nonlinearity (DNL)

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified DNL of -1 LSB maximum ensures monotonicity.

## Bipolar Zero Error

Bipolar zero error is the deviation of the DAC output from the ideal midscale of 0 V . It is measured with $10 \ldots 00$ loaded to the DAC. It is expressed in LSBs.

## Positive Full-Scale Error

This is the error in the DAC output voltage with all 1 s loaded to the DAC. Ideally the DAC output voltage, with all 1 s loaded to the DAC registers, should be $2.5 \mathrm{~V}-1$ LSB (AD5516-1), $5 \mathrm{~V}-1$ LSB (AD5516-2), and $10 \mathrm{~V}-1 \mathrm{LSB}$ (AD5516-3). It is expressed in LSBs.

## Negative Full-Scale Error

This is the error in the DAC output voltage with all 0s loaded to the DAC. Ideally the DAC output voltage, with all 0 s loaded to the DAC registers, should be -2.5 V (AD5516-1), -5 V (AD5516-2), and -10 V (AD5516-3). It is expressed in LSBs.

## Output Temperature Coefficient

This is a measure of the change in analog output with changes in temperature. It is expressed in ppm $/{ }^{\circ} \mathrm{C}$ of FSR .

## DC Power Supply Rejection Ratio

DC power supply rejection ratio (PSRR) is a measure of the change in analog output for a change in supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ ). It is expressed in $\mathrm{dB} . \mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {SS }}$ are varied $\pm 5 \%$.

## DC Crosstalk

This is the dc change in the output level of one DAC at midscale in response to a full-scale code change (all 0 s to all 1 s and vice versa) and output change of another DAC. It is expressed in LSB.

## Output Settling Time

This is the time taken from when the last data bit is clocked into the DAC until the output has settled to within $\pm 0.5$ LSB of its final value (see TPC 7).

## Digital-to-Analog Glitch Impulse

This is the area of the glitch injected into the analog output when the code in the DAC register changes state. It is specified as the area of the glitch in nV -s when the digital code is changed by 1 LSB at the major carry transition ( $011 \ldots 11$ to $100 \ldots 00$ or 100... 00 to 011...11).

## Digital Crosstalk

This is the glitch impulse transferred to the output of one DAC at midscale while a full-scale code change (all 1 s to all 0 s and vice versa) is being written to another DAC. It is expressed in nV-s.

## Analog Crosstalk

This is the area of the glitch transferred to the output ( $\mathrm{V}_{\text {OUT }}$ ) of one DAC due to a full-scale change in the output $\left(\mathrm{V}_{\text {OUT }}\right)$ of another DAC. The area of the glitch is expressed in nV-s.

## Digital Feedthrough

This is a measure of the impulse injected into the analog outputs from the digital control inputs when the part is not being written to, i.e., SYNC is high. It is specified in nV-s and measured with a worst-case change on the digital input pins, e.g., from all 0 s to all 1 s and vice versa.

## Output Noise Spectral Density

This is a measure of internally generated random noise. Random noise is characterized as a spectral density (voltage per root hertz). It is measured in $\mathrm{nV} /(\mathrm{Hz})^{1 / 2}$.


TPC 1. Typical DNL Plot


TPC 4. Bipolar Zero Error and Full-Scale Error vs. Temperature


TPC 7. AD5516-1 Full-Scale Settling Time


TPC 2. Typical INL Plot


TPC 5. Vout vs. Temperature


TPC 8. Exiting Power-Down to Full Scale


TPC 3. Typical INL Error and DNL Error vs. Temperature


TPC 6. V ${ }_{\text {OUT }}$ Source and Sink Capability


TPC 9. AD5516-1 Major Code Transition Glitch Impulse


TPC 10. AD5516-1 Vout Repeatability; Programming the Same Code Multiple Times


TPC 13. Negative Full-Scale Error Distribution


TPC 11. Bipolar Error Distribution


TPC 14. Accuracy vs. Increment Step


TPC 12. Positive Full-Scale Error Distribution


TPC 15. Accuracy vs. Increment Step, Using All 12 Mode 2 Bits

## FUNCTIONAL DESCRIPTION

The AD5516 consists of sixteen 12-bit DACs in a single package. A single reference input pin ( REF _IN) is used to provide a 3 V reference for all 16 DACs. To update a DAC's output voltage, the required DAC is addressed via the 3 -wire serial interface. Once the serial write is complete, the selected DAC converts the code into an output voltage. The output amplifiers translate the DAC output range to give the appropriate voltage range ( $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$ ) at output pins $\mathrm{V}_{\text {OUT }} 0$ to $\mathrm{V}_{\text {OUT }} 15$.
The AD5516 uses a self-calibrating architecture to achieve 12-bit performance. The calibration routine servos to select the appropriate voltage level on an internal 14-bit resolution DAC. $\overline{\text { BUSY }}$ output goes low for the duration of the calibration and further writes to the AD5516 are ignored while BUSY is low. $\overline{\text { BUSY }}$ low time is typically $25 \mu \mathrm{~s}$. Noise during the calibration ( $\overline{\mathrm{BUSY}}$ low period) can result in the selection of a voltage within a $\pm 0.25$ LSB band around the normal selected voltage. See TPC 10 .
It is essential to minimize noise on REFIN for optimal performance. The AD780's specified decoupling makes it the ideal reference to drive the AD5516.
Upon power-on, all DACs power up to a reset value (see the RESET section).

## DIGITAL-TO-ANALOG SECTION

The architecture of each DAC channel consists of a resistor string DAC followed by an output buffer amplifier with offset and gain. The voltage at the REF_IN pin provides the reference voltage for all 16 DACs. The input coding to the DACs is offset binary; this results in ideal output voltages as follows:

AD5516-1: $\quad V_{\text {OUT }}=\frac{2 \times V_{R E F_{-} I N} \times 2.5 \times D}{3 \times 2^{N}}-\frac{V_{R E F_{-} I N} \times 2.5}{3}$

AD5516-2: $\quad V_{O U T}=\frac{4 \times V_{R E F_{-} I N} \times 2.5 \times D}{3 \times 2^{N}}-\frac{2 V_{R E F_{-} I N} \times 2.5}{3}$
AD5516-3: $\quad V_{O U T}=\frac{8 \times V_{R E F_{-} I N} \times 2.5 \times D}{3 \times 2^{N}}-\frac{4 V_{\text {REF }_{-} I N} \times 2.5}{3}$

Where:
$D=$ decimal equivalent of the binary code that is loaded to
the DAC register, i.e., 0-4095
$N=$ DAC resolution $=12$
Table I illustrates ideal analog output versus DAC code.
Table I. DAC Register Contents AD5516-1

| MSB $\quad$ LSB | Analog Output, Vout |
| :--- | :--- |
| 111111111111 | V $_{\text {REF_IN }} \times 2.5 / 3-1$ LSB |
| 100000000000 | 0 V |
| 000000000000 | - V $_{\text {REF_IN }} \times 2.5 / 3$ |

## MODES OF OPERATION

The AD5516 has two modes of operation.
Mode 1 (MODE bits = 00): The user programs a 12-bit dataword to one of 16 channels via the serial interface. This word is loaded into the addressed DAC register and is then converted into an analog output voltage. During conversion, the BUSY output is low and all SCLK pulses are ignored. At the end of a conversion $\overline{\text { BUSY }}$ goes high, indicating that the update of the addressed DAC is complete. It is recommended that SCLK is not pulsed while $\overline{\text { BUSY }}$ is low. Mode 1 conversion takes $25 \mu$ s typ.
Mode 2 (MODE bits = 01 or 10): Mode 2 operation allows the user to increment or decrement the DAC output in 0.25 LSB steps, resulting in a 14 -bit monotonic DAC. The amount by which the DAC output is incremented or decremented is determined by Mode 2 bits DB11-DB0, e.g., for a 0.25 LSB increment/decrement DB11...DB0 $=00000000$ 0001, while for a 2.5 LSB increment/ decrement, DB11...DB0 $=00000000$ 1010. The MODE bits determine whether the DAC data is incremented (01) or decremented (10). The maximum amount that the user is allowed to increment or decrement the DAC output is 4095 steps of 0.25 LSB , i.e., $\mathrm{DB} 11 \ldots \mathrm{DB} 0=111111111111$. Mode 2 update takes approximately $1 \mu \mathrm{~s}$. The Mode 2 feature allows increased resolution, but overall increment/decrement accuracy varies with increment/decrement step as shown in TPC 14 and TPC 15.
Mode 2 is useful in applications where greater resolution is required, for example, in servo applications requiring fine-tune to 14-bit resolution.


Figure 4. Mode 1 Data Format


Figure 5. Mode 2 Data Format

The user must allow $200 \mathrm{~ns}(\mathrm{~min})$ between two consecutive Mode 2 writes in Standalone Mode and 400 ns (min) between two consecutive Mode 2 writes in Daisy-Chain Mode. During a Mode 2 operation the $\overline{\text { BUSY }}$ signal remains high.
See Figures 4 and 5 for Mode 1 and Mode 2 data formats.
When MODE bits $=11$, the device is in No Operation mode. This may be useful in daisy-chain applications where the user does not wish to change the settings of the DACs. Simply write 11 to the MODE bits and the following address and data bits will be ignored.

## SERIAL INTERFACE

The AD5516 has a 3-wire interface that is compatible with SPI/QSPI/MICROWIRE, and DSP interface standards. Data is written to the device in 18 -bit words. This 18 -bit word consists of two mode bits, four address bits, and 12 data bits as shown in Figure 4.
The serial interface works with both a continuous and burst clock. The first falling edge of $\overline{\text { SYNC }}$ resets a counter that counts the number of serial clocks to ensure the correct number of bits is shifted in and out of the serial shift registers. In order for another serial transfer to take place, the counter must be reset by the falling edge of SYNC.

## A3-A0

Four address bits (A3 $=$ MSB Address, A0 $=$ LSB). These are used to address one of 16 DACs.

Table II. Selected DAC

| A3 | A2 | A1 | A0 | Selected DAC |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | DAC 0 |
| 0 | 0 | 0 | 1 | DAC 1 |
| $:$ | $:$ | $:$ | $:$ |  |
| 1 | 1 | 1 | 1 | DAC 15 |

## DB11-DB0

These are used to write a 12 -bit word into the addressed DAC register. Figures 1 and 2 show the timing diagram for a write cycle to the AD5516.

## SYNC FUNCTION

In both Standalone and Daisy-Chain Modes, $\overline{\text { SYNC }}$ is an edgetriggered input that acts as a frame synchronization signal and chip enable. Data can only be transferred into the device while $\overline{\text { SYNC }}$ is low. To start the serial data transfer, $\overline{\text { SYNC }}$ should be taken low observing the minimum SYNC falling to SCLK falling edge setup time, $\mathrm{t}_{3}$.

## Standalone Mode (DCEN = 0)

After SYNC goes low, serial data will be shifted into the device's input shift register on the falling edges of SCLK for 18 clock pulses. After the falling edge of the 18 th SCLK pulse, data will automatically be transferred from the input shift register to the addressed DAC.
$\overline{\text { SYNC }}$ must be taken high and low again for further serial data transfer. $\overline{\text { SYNC }}$ may be taken high after the falling edge of the 18th SCLK pulse, observing the minimum SCLK falling edge to $\overline{\text { SYNC }}$ rising edge time, $\mathrm{t}_{6}$. If $\overline{\mathrm{SYNC}}$ is taken high before the 18th falling edge of SCLK, the data transfer will be aborted and the addressed DAC will not be updated. See the timing diagram in Figure 1.

## Daisy-Chain Mode (DCEN = 1)

In Daisy-Chain Mode, the internal gating on SCLK is disabled. The SCLK is continuously applied to the input shift register when $\overline{\text { SYNC }}$ is low. If more than 18 clock pulses are applied, the data ripples out of the shift register and appears on the $\mathrm{D}_{\text {OUT }}$ line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the $\mathrm{D}_{\text {IN }}$ input on the next device in the chain, a multidevice interface is constructed. Eighteen clock pulses are required for each device in the system. Therefore, the total number of clock cycles must equal 18 N , where N is the total number of devices in the chain. See the timing diagram in Figure 2.
When the serial transfer to all devices is complete, $\overline{\text { SYNC }}$ should be taken high. This prevents any further data being clocked into the input shift register. A burst clock containing the exact number of clock cycles may be used and $\overline{\text { SYNC }}$ taken high some time later. After the rising edge of SYNC, data is automatically transferred from each device's input shift register to the addressed DAC.

## RESET Function

The $\overline{\text { RESET }}$ function on the AD5516 can be used to reset all nodes on this device to their power-on reset condition. This is implemented by applying a low going pulse of 20 ns minimum to the $\overline{\mathrm{RESET}}$ Pin on the device.

Table III. Typical Power-On Values

| Device | Output Voltage |
| :--- | :--- |
| AD5516-1 | -0.073 V |
| AD5516-2 | -0.183 V |
| AD5516-3 | -0.391 V |

## $\overline{\text { BUSY Output }}$

During conversion, the $\overline{\text { BUSY }}$ output is low and all SCLK pulses are ignored. At the end of a conversion, $\overline{\text { BUSY }}$ goes high indicating that the update of the addressed DAC is complete. It is recommended that SCLK is not pulsed while $\overline{\mathrm{BUSY}}$ is low.

## MICROPROCESSOR INTERFACING

The AD5516 is controlled via a versatile 3-wire serial interface that is compatible with a number of microprocessors and DSPs.

## AD5516 to ADSP-2106x SHARC DSP Interface

The ADSP-2106x SHARC DSPs are easily interfaced to the AD5516 without the need for extra logic.
The AD5516 expects a $t_{3}(\overline{\text { SYNC }}$ falling edge to SCLK falling edge setup time) of 15 ns min. Consult the $A D S P-2106 x$ User Manual for information on clock and frame sync frequencies for the SPORT Register and contents of the TDIV and RDIV Registers.

A data transfer is initiated by writing a word to the TX Register after the SPORT has been enabled. In write sequences, data is clocked out on each rising edge of the DSP's serial clock and clocked into the AD5516 on the falling edge of its SCLK. The SPORT transmit control register should be set up as follows:

| DTYPE | $=00$, Right Justify Data |
| ---: | :--- |
| ICLK | $=1$, Internal Serial Clock |
| TFSR | $=1$, Frame Every Word |
| INTF | $=1$, Internal Frame Sync |
| LTFS | $=1$, Active Low Frame Sync Signal |
| LAFS | $=0$, Early Frame Sync |
| SENDN | $=0$, Data Transmitted MSB First |
| SLEN | $=10011,18$-Bit Data-Words (SLEN $=$ Serial Word) |

Figure 6 shows the connection diagram.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 6. AD5516 to ADSP-2106x Interface

## AD5516 to MC68HC11

The serial peripheral interface (SPI) on the MC68HC11 is configured for Master Mode (MSTR = 1), Clock Polarity Bit $(\mathrm{CPOL})=0$, and the Clock Phase Bit $(\mathrm{CPHA})=1$. The SPI is configured by writing to the SPI Control Register (SPCR)—see the 68 HC 11 User Manual. SCK of the 68 HC 11 drives the SCLK of the AD5516, the MOSI output drives the serial data line ( $\mathrm{D}_{\mathrm{IN}}$ ) of the AD5516. The $\overline{\mathrm{SYNC}}$ signal is derived from a port line (PC7). When data is being transmitted to the AD5516, the SYNC line is taken low (PC7). Data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68 HC 11 is transmitted in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. In order to transmit 18 data bits, it is important to left justify the data in the SPDR Register. PC7 must be pulled low to start a transfer and taken high and low again before any further read/write cycles can take place. A connection diagram is shown in Figure 7.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 7. AD5516 to MC68HC11 Interface

## AD5516 to PIC16C6x/7x

The PIC16C6x/7x synchronous serial port (SSP) is configured as an SPI master with the Clock Polarity Bit $(\mathrm{CKP})=0$. This is done by writing to the Synchronous Serial Port Control Register (SSPCON). See the PIC16/17 Microcontroller User Manual. In this example, I/O port RA1 is being used to provide a SYNC signal and enable the serial port of the AD5516. This microcontroller transfers only eight bits of data during each serial transfer operation; therefore, three consecutive write operations are required. Figure 8 shows the connection diagram.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 8. AD5516 to PIC16C6x/7x Interface

## AD5516 to 8051

A serial interface between the AD5516 and the 80C51/80L51 microcontroller is shown in Figure 9. The AD5516 requires a clock synchronized to the serial data. The 8051 serial interface must therefore be operated in Mode 0. TxD of the microcontroller drives the SCLK of the AD5516, while RxD drives the serial data line. P1.1 is a bit programmable pin on the serial port that is used to drive $\overline{\text { SYNC. The } 80 \mathrm{C} 51 / 80 \mathrm{~L} 51 \text { provides the }}$ LSB first, while the AD5516 expects MSB of the 18 -bit word first. Care should be taken to ensure the transmit routine takes this into account.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 9. AD5516 to 8051 Interface
When data is to be transmitted to the DAC, P1.1 is taken low. Data on RxD is valid on the falling edge of TxD , so the clock must be inverted as the AD5516 clocks data into the input shift register on the rising edge of the serial clock. The 80C51/80L51 transmits its data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. As the DAC requires an 18-bit word, P1.1 must be left low after the first eight bits are transferred and brought high after the complete 18 bits have been transferred. DOUT may be tied to RxD for data verification purposes when the device is in Daisy-Chain Mode.

## APPLICATION CIRCUITS

The AD5516 is suited for use in many applications, such as level setting, optical, industrial systems, and automatic test applications. In level setting and servo applications where a fine-tune adjust is required, the Mode 2 function increases resolution. The following figures show the AD5516 used in some potential applications.

## AD5516 in a Typical ATE System

The AD5516 is ideally suited for the level setting function in automatic test equipment. A number of DACs are required to control pin drivers, comparators, active loads, parametric measurement units, and signal timing. Figure 10 shows the AD5516 in such a system.


Figure 10. AD5516 in an ATE System

## AD5516 in an Optical Network Control Loop

The AD5516 can be used in optical network control applications that require a large number of DACs to perform a control and measurement function. In the example shown in Figure 11, the outputs of the AD5516 are fed into amplifiers and used to control actuators that determine the position of MEMS mirrors in an optical switch. The exact position of each mirror is measured and the readings are multiplexed into an 8-channel, 14 -bit ADC (AD7865). The increment and decrement modes of the DACs are useful in this application as they allow 14-bit resolution.
The control loop is driven by an ADSP-2106x, a 32-bit SHARC ${ }^{\circledR}$ DSP.


Figure 11. AD5516 in an Optical Control Loop

## AD5516 in a High Current Circuit

Access to the feedback loop of the AD5516 amplifier provides greater flexibility, e.g., it enables the user to configure the device as a digitally programmable current source or increase the output drive current. See Figure 12. Note that $\mathrm{V}_{\mathrm{DD}}$ must be chosen
so that the DAC output has enough headroom to drive the BJT $\sim 0.7 \mathrm{~V}$ above the maximum output voltage.


Figure 12. AD5516 in a High Current Circuit
Note it is not intended that the $\mathrm{R}_{\mathrm{FB}}$ nodes be used to alter amplifier gain or for force/sense in remote sense applications.

## POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5516 is mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the AD 5516 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device. For supplies with multiple pins ( $A V_{C C} 1, A V_{C C} 2$ ), it is recommended to tie those pins together. The AD5516 should have ample supply bypassing of $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ on each supply located as closely to the package as possible, ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. The $0.1 \mu \mathrm{~F}$ capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching.
The power supply lines of the AD5516 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs. A ground line routed between the $\mathrm{D}_{\mathrm{IN}}$ and SCLK lines will help reduce crosstalk between them (not required on a multilayer board as there will be a separate ground plane, but separating the lines will help). It is essential to minimize noise on REFIN.
Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.
As is the case for all thin packages, care must be taken to avoid flexing the package and to avoid a point load on the surface of the package during the assembly process.

## OUTLINE DIMENSIONS

## 74-Lead Chip Scale Ball Grid Array [CSPBGA] (BC-74)

Dimensions shown in millimeters


## Revision History

Location Page
8/03-Data Sheet changed from REV. A to REV. B.
Updated ORDERING GUIDE ..... 5
Changes to TPC 14 caption ..... 9
Addition of TPC 15 ..... 9
Changes to Mode 2 section ..... 10
Changes to Figure 5 ..... 10
Changes to Figure 9 ..... 12
8/02-Data Sheet changed from REV. 0 to REV. A.
Term LFBGA updated to CSPBGA Global
Changes to SPECIFICATIONS ..... 2
Addition to ORDERING GUIDE ..... 5
Changes to FUNCTIONAL DESCRIPTION ..... 10
Changes to DIGITAL-TO-ANALOG section ..... 10
Added AD5516 in a High Current Circuit section ..... 13
Added Figure 12 ..... 13
Updated BC-74 package ..... 14

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
5962-8871903MYA 5962-8876601LA AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A
702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2
MCP48FVB24-20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP47FVB04-20E/ST MCP48FEB28T-20E/ST MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24TE/MQ MCP48FVB24T-E/MQ MCP48FVB18T-20E/ST MCP47FEB14T-E/MQ MCP48FVB14T-20E/ST MCP48FEB08T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP48FEB04T-20E/ST MCP47FEB04T-E/MQ MCP48FVB04T-20E/ST MCP47FVB04T20E/ST MCP48CVB18-E/ML MCP48CVB08-E/ML MCP47CMB28-E/ML MCP48CMB18-E/ML MCP48CVB14-E/ML MCP48CMB04E/ML MCP48CMB08-E/ML MCP47CVB04-E/ML MCP47CMB14-E/ML MCP48CMB14-E/ML MCP48CVB28-20E/ST


[^0]:    NOTES
    ${ }^{1}$ See Timing Diagrams in Figures 1 and 2.
    ${ }^{2}$ Guaranteed by design and characterization; not production tested.
    ${ }^{3}$ All input signals are specified with $\operatorname{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{DV}_{\mathrm{CC}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
    ${ }^{4}$ This is measured with the load circuit of Figure 3.
    Specifications subject to change without notice.

