## Dual-Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors

## Data Sheet

## FEATURES

Dual channel
16-bit resolution: AD5547
14-bit resolution: AD5557
2- or 4-quadrant, 6.8 MHz BW multiplying DAC
$\pm 1$ LSB DNL
$\pm 1$ LSB INL
Operating supply voltage: 2.7 V to 5.5 V
Low noise: $12 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
Low power: $\mathrm{I}_{\mathrm{DD}}=10 \mu \mathrm{~A}$ max
$0.5 \mu \mathrm{~s}$ settling time
Built-in $\mathrm{R}_{\mathrm{FB}}$ facilitates current-to-voltage conversion
Built-in 4-quadrant resistors allow 0 V to $-10 \mathrm{~V}, \mathbf{0} \mathrm{~V}$ to +10 V , or $\pm 10 \mathrm{~V}$ outputs
2 mA full-scale current $\pm \mathbf{2 0 \%}$, with $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$
Extended automotive operating temperature range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Selectable zero-scale/midscale power-on presets
Compact 38-lead TSSOP package

## APPLICATIONS

Automatic test equipment Instrumentation Digitally controlled calibration
Digital waveform generation

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## GENERAL DESCRIPTION

The AD5547/AD5557 are dual precision, 16-/14-bit, multiplying, low power, current-output, parallel input, digital-to-analog converters (DACs). They are designed to operate from single +5 V supply with $\pm 10 \mathrm{~V}$ multiplying references for 4 -quadrant outputs with 6.8 MHz bandwidth.
The built-in, 4 -quadrant resistors facilitate resistance matching and temperature tracking, which minimize the number of components needed for multiquadrant applications. In addition, the feedback resistor $\left(\mathrm{R}_{\mathrm{FB}}\right)$ simplifies the I-to-V conversion with an external buffer.

The AD5547/AD5557 are available in a compact, 38 -lead TSSOP package and operate at the extended automotive temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


Figure 2. 16-/14-Bit 4-Quadrant Multiplying DAC with Minimum of External Components (Only One Channel Is Shown)

## AD5547/AD5551

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Absolute Maximum Ratings ..... 5
ESD Caution ..... 5
Pin Configurations and Function Descriptions ..... 6
Typical Performance Characteristics ..... 10
Circuit Operation ..... 12
REVISION HISTORY
11/12-Rev. C to Rev. D
Changes to Figure 22 ..... 15
11/11-Rev. B to Rev. C
Added Figure 14; Renumbered Sequentially ..... 11
4/10—Rev. A to Rev. B
Changes to Features Section and General Description Section. 1
Changes to Table 13
Deleted Figure 17 and Figure 18; Renumbered Sequentially ... 10
Changes to Figure 15 and Figure 16 ..... 11
Changes to Figure 20 ..... 14
Added Reference Selection Section, Amplifier Selection Section,Table 10, and Table 11; Renumbered Sequentially18
DAC Section ..... 12
Digital Section ..... 13
PCB Layout, Power Supply Bypassing, and Ground Connections ..... 13
Applications Information ..... 14
Unipolar Mode ..... 14
Bipolar Mode ..... 16
Reference Selection ..... 18
Amplifier Selection ..... 18
Outline Dimensions ..... 20
Ordering Guide ..... 20
Added Table 12 ..... 19
9/09—Rev. 0 to Rev. A
Changes to Features Section .....  1
Changes to Static Performance, Relative Accuracy, Grade: AD5547C Parameter, Table 1 .....  3
Changes to Ordering Guide ..... 19
1/04—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=$ virtual $\mathrm{GND}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=-10 \mathrm{~V}$ to $+10 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CHARACTERISTICS <br> Power Supply Range Positive Supply Current Power Dissipation Power Supply Sensitivity | VDdrange <br> ldo <br> PDISS <br> Pss | Logic inputs $=0 \mathrm{~V}$ Logic inputs $=0 \mathrm{~V}$ <br> $\Delta V_{D D}= \pm 5 \%$ | 2.7 |  | $\begin{aligned} & 5.5 \\ & 10 \\ & 0.055 \\ & 0.003 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> mW <br> \%/\% |
| AC CHARACTERISTICS ${ }^{4}$ <br> Output Voltage Settling Time <br> Reference Multiplying BW DAC Glitch Impulse Multiplying Feedthrough Error Digital Feedthrough Total Harmonic Distortion Output Noise Density Analog Crosstalk | $\begin{aligned} & \text { ts } \\ & \text { BW } \\ & \text { Q } \\ & V_{\text {out }} / V_{\text {REF }} \\ & \text { Qd } \\ & \text { THD } \\ & \mathrm{e}_{\mathrm{N}} \\ & \mathrm{C}_{\text {AT }} \end{aligned}$ | To $\pm 0.1 \%$ of full scale, data cycles from zero scale to full scale to zero scale <br> $V_{\text {REF }}=100 \mathrm{mV}$ rms, data $=$ full scale <br> $V_{\text {REF }}=0 \mathrm{~V}$, midscale - 1 to midscale <br> $V_{\text {REF }}=100 \mathrm{mV} \mathrm{rms}, \mathrm{f}=10 \mathrm{kHz}$ <br> $\overline{\mathrm{WR}}=1$, LDAC toggles at 1 MHz <br> $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ p-p, data $=$ full scale, $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{f}=1 \mathrm{kHz}, \mathrm{BW}=1 \mathrm{~Hz}$ <br> Signal input at Channel A and measures the output at Channel B, $\mathrm{f}=1 \mathrm{kHz}$ |  | $\begin{aligned} & 0.5 \\ & \\ & 6.8 \\ & -3.5 \\ & -78 \\ & 7 \\ & -104 \\ & 12 \\ & -95 \end{aligned}$ |  | $\mu \mathrm{s}$ <br> MHz <br> nV -s <br> dB <br> nV -s <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB |

${ }^{1}$ All static performance tests (except lout) are performed in a closed-loop system using an external precision OP97 I-to-V converter amplifier. The device $\mathrm{R}_{\mathrm{FB}}$ terminal is tied to the amplifier output. The +IN pin of the OP97 is grounded, and the lout of the DAC is tied to the OP97's -IN pin. Typical values represent average readings measured at $25^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design; not subject to production testing.
${ }^{3}$ All input control signals are specified with $t_{R}=t_{F}=2.5 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V$)$ and are timed from a voltage level of 1.5 V .
${ }^{4}$ All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier except for THD where the AD8065 was used.

## Timing Diagram



Figure 3. AD5547/AD5557 Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 V to +8 V |
| $\mathrm{R}_{\mathrm{FB}}, \mathrm{R}_{\mathrm{OFS}}, \mathrm{R} 1, \mathrm{R}_{\mathrm{COM},}$, and VREF to GND | -18 V to +18 V |
| Logic Inputs to GND | -0.3 V to +8 V |
| $\mathrm{~V}\left(\mathrm{l}_{\mathrm{OUT}}\right)$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input Current to Any Pin except Supplies | $\pm 50 \mathrm{~mA}$ |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)^{1}$ |  |
| Maximum Junction Temperature $\left(\mathrm{T}_{\mathrm{J}} \mathrm{MAX}\right)$ | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| $\quad$ Vapor Phase, 60 sec | $215^{\circ} \mathrm{C}$ |
| $\quad$ Infrared, 15 sec | $220^{\circ} \mathrm{C}$ |

[^0]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. AD5547 Pin Configuration
Table 3. AD5547 Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,2,24 \text { to } \\ & 28,30 \text { to } \\ & 38 \end{aligned}$ | D0 to D15 | Digital Input Data Bits D0 to D15. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 3 | $\mathrm{R}_{\text {OFSA }}$ | Bipolar Offset Resistor $A$. Accepts up to $\pm 18 \mathrm{~V}$. In 2-quadrant mode, $\mathrm{R}_{\text {OFSA }}$ ties to $\mathrm{R}_{\text {FBA }}$. In 4 -quadrant mode, $\mathrm{R}_{\text {OFSA }}$ ties to $\mathrm{R}_{1 \mathrm{~A}}$ and the external reference. |
| 4 | $\mathrm{R}_{\text {fbA }}$ | Internal Matching Feedback Resistor A. Connects to the external op amp for l-to-V conversion. |
| 5 | $\mathrm{R}_{1 \text { A }}$ | 4-Quandrant Resistor. In 2-quadrant mode, $R_{1 A}$ shorts to the $V_{\text {REFA }}$ pin. In 4-quadrant mode, $R_{1 A}$ ties to $R_{\text {OFSA }}$. Do not connect when operating in unipolar mode. |
| 6 | $\mathrm{R}_{\text {COMA }}$ | Center Tap Point of the Two 4-Quadrant Resistors, $R_{1 A}$ and $R_{2 A}$. In 4-quadrant mode, $R_{\text {ComA }}$ ties to the inverting node of the reference amplifier. In 2-quadrant mode, $\mathrm{R}_{\text {СОМА }}$ shorts to the associated $\mathrm{V}_{\text {REFA }}$ pin. Do not connect if operating in unipolar mode. |
| 7 | $V_{\text {REFA }}$ | DAC A Reference Input in 2-Quadrant Mode, $R 2$ Terminal in 4-Quadrant Mode. In 2-quadrant mode, $\mathrm{V}_{\text {REFA }}$ is the reference input with constant input resistance vs. code. In 4-quadrant mode, $\mathrm{V}_{\text {REFA }}$ is driven by the external reference amplifier. |
| 8 | $\mathrm{I}_{\text {OUTA }}$ | DAC A Current Output. Connects to the inverting terminal of external precision I-to-V op amp for voltage output. |
| 9 | AGNDA | DAC A Analog Ground. |
| 10 | DGND | Digital Ground. |
| 11 | AGNDB | DAC B Analog Ground. |
| 12 | $\mathrm{I}_{\text {OUtB }}$ | DAC B Current Output. Connects to inverting terminal of external precision l-to-V op amp for voltage output. |
| 13 | $V_{\text {Refb }}$ | DAC B Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance vs. code. If configured with an external op amp for 4-quadrant multiplying, $\mathrm{V}_{\text {REFB }}$ becomes $-\mathrm{V}_{\text {REF }}$. |
| 14 | $\mathrm{R}_{\text {Сомв }}$ | Center Tap Point of the Two 4-Quadrant Resistors, $R_{1 B}$ and $R_{2 B}$. In 4-quadrant mode, $R_{\text {COMB }}$ ties to the inverting node of the reference amplifier. In 2-quadrant mode, $\mathrm{R}_{\text {COMB }}$ shorts to the $\mathrm{V}_{\text {REEB }}$ pin. Do not connect if operating in unipolar mode. |
| 15 | $\mathrm{R}_{1 \text { B }}$ | 4-Quandrant Resistor. In 2-quadrant mode, $R_{1 B}$ shorts to the $V_{\text {REFB }}$ pin. In 4-quadrant mode, $R_{1 B}$ ties to $R_{\text {OFSS }}$. Do not connect if operating in unipolar mode. |
| 16 | $\mathrm{R}_{\text {FBB }}$ | Internal Matching Feedback Resistor B. Connects to external op amp for I-to-V conversion. |
| 17 | $\mathrm{R}_{\text {OFSB }}$ | Bipolar Offset Resistor B. Accepts up to $\pm 18 \mathrm{~V}$. In 2-quadrant mode, $R_{\text {OFSB }}$ ties to $R_{\text {FBB }}$. In 4 -quadrant mode, $R_{\text {OFSB }}$ ties to $\mathrm{R}_{18}$ and an external reference. |
| 18 | $\overline{\mathrm{WR}}$ | Write Control Digital Input In, Active Low. $\overline{\text { WR }}$ transfers shift register data to the DAC register on the rising edge. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |

## AD5547/AD5557

| Pin No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 19 | $A 0$ | Address Pin 0. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 20 | A 1 | Address Pin 1. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 21 | LDAC | Digital Input Load DAC Control. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. <br> 22 |
| MSB | Power-On Reset State. $\mathrm{MSB}=0$ corresponds to zero-scale reset; $\mathrm{MSB}=1$ corresponds to midscale reset. The <br> signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |  |
| 23 | $\overline{R S}$ | Active low resets both input and DAC registers. Resets to zero-scale if $\mathrm{MSB}=0$ and resets to midscale if $\mathrm{MSB}=1$. <br> Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |



Table 4. AD5557 Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1,2 | NC | No Connection. Do not connect anything other than the dummy pads to these pins. |
| 3 | $\mathrm{R}_{\text {OFSA }}$ | Bipolar Offset Resistor A. Accepts up to $\pm 18 \mathrm{~V}$. In 2-quadrant mode, $\mathrm{R}_{\text {OFSA }}$ ties to $\mathrm{R}_{\text {FBA }}$. In 4 -quadrant mode, $\mathrm{R}_{\text {OFSA }}$ ties to $R_{1 A}$ and the external reference. |
| 4 | $\mathrm{R}_{\text {FBA }}$ | Internal Matching Feedback Resistor A. Connects to the external op amp for I-to-V conversion. |
| 5 | $\mathrm{R}_{1 \mathrm{~A}}$ | 4-Quandrant Resistor. In 2-quadrant mode, $\mathrm{R}_{1 \mathrm{~A}}$ shorts to the $\mathrm{V}_{\text {REFA }}$ pin. In 4-quadrant mode, $\mathrm{R}_{1 \mathrm{~A}}$ ties to $\mathrm{R}_{\text {OFSA }}$. Do not connect when operating in unipolar mode. |
| 6 | $\mathrm{R}_{\text {COMA }}$ | Center Tap Point of the Two 4-Quadrant Resistors, $\mathrm{R}_{1 \mathrm{~A}}$ and $\mathrm{R}_{2 \mathrm{~A}}$. In 4-quadrant mode, $\mathrm{R}_{\text {ComA }}$ ties to the inverting node of the reference amplifier. In 2-quadrant mode, $R_{\text {COMA }}$ shorts to the $V_{\text {REFA }}$ pin. Do not connect if operating in unipolar mode. |
| 7 | $V_{\text {REFA }}$ | DAC A Reference Input in 2-Quadrant Mode, R2 Terminal in 4-Quadrant Mode. In 2-quadrant mode, $\mathrm{V}_{\text {REEA }}$ is the reference input with constant input resistance vs. code. In 4-quadrant mode, $\mathrm{V}_{\text {REFA }}$ is driven by the external reference amplifier. |
| 8 | $\mathrm{I}_{\text {OUTA }}$ | DAC A Current Output. Connects to the inverting terminal of external precision I-to-V op amp for voltage output. |
| 9 | AGNDA | DAC A Analog Ground. |
| 10 | DGND | Digital Ground. |
| 11 | AGNDB | DAC B Analog Ground. |
| 12 | $\mathrm{I}_{\text {OUTB }}$ | DAC B Current Output. Connects to inverting terminal of external precision I-to-V op amp for voltage output. |
| 13 | $V_{\text {REFB }}$ | DAC B Reference Input Pin. Establishes DAC full-scale voltage. Constant input resistance vs. code. If configured with an external op amp for 4-quadrant multiplying, $\mathrm{V}_{\text {REFB }}$ becomes $-\mathrm{V}_{\text {REF }}$. |
| 14 | $\mathrm{R}_{\text {сомв }}$ | Center Tap Point of the Two 4-Quadrant Resistors, $R_{1 B}$ and $R_{2 B}$. In 4-quadrant mode, $R_{\text {Cомв }}$ ties to the inverting node of the reference amplifier. In 2-quadrant mode, $\mathrm{R}_{\text {СОМВ }}$ shorts to the $\mathrm{V}_{\text {REEB }}$ pin. Do not connect if operating in unipolar mode. |
| 15 | $\mathrm{R}_{1 \text { B }}$ | 4-Quandrant Resistor. In 2-quadrant mode, $R_{1 B}$ shorts to the $V_{\text {REFB }}$ pin. In 4-quadrant mode, $R_{1 B}$ ties to $R_{\text {OFSB }}$. Do not connect if operating in unipolar mode. |
| 16 | $\mathrm{R}_{\text {FBB }}$ | Internal Matching Feedback Resistor B. Connects to external op amp for I-to-V conversion. |
| 17 | $\mathrm{R}_{\text {ofs }}$ | Bipolar Offset Resistor B. Accepts up to $\pm 18 \mathrm{~V}$. In 2-quadrant mode, $\mathrm{R}_{\text {OFSB }}$ ties to $\mathrm{R}_{\text {FBB }}$. In 4 -quadrant mode, $\mathrm{R}_{\text {OFSB }}$ ties to $\mathrm{R}_{1 B}$ and an external reference. |
| 18 | $\overline{\text { WR }}$ | Write Control Digital Input In, Active Low. Transfers shift register data to the DAC register on the rising edge. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 19 | A0 | Address Pin 0 . Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 20 | A1 | Address Pin 1. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 21 | LDAC | Digital Input Load DAC Control. Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 22 | MSB | Power-On Reset State. MSB $=0$ corresponds to zero-scale reset; MSB $=1$ corresponds to midscale reset. The signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |

## AD5547/AD5551

| Pin No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 23 | $\overline{\mathrm{RS}}$ | Active low resets both input and DAC registers. Resets to zero-scale if $\mathrm{MSB}=0$ and resets to midscale if $\mathrm{MSB}=1$. <br> Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. |
| 24 to 28, | D13 to D0 | Digital Input Data Bits D 13 to D . Signal level must be $\leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. <br> 30 to 38 <br> 29 |

Table 5. Address Decoder Pins

| A1 | A0 | Output Update |
| :--- | :--- | :--- |
| 0 | 0 | DAC A |
| 0 | 1 | None |
| 1 | 0 | DAC A and DAC B |
| 1 | 1 | DAC B |

Table 6. Control Inputs

| $\overline{\mathbf{R S}}$ | $\overline{\mathbf{W R}}$ | LDAC | Register Operation |
| :--- | :--- | :--- | :--- |
| 0 | X | X | Reset the output to 0 with MSB $=0$; reset the output to midscale with MSB $=1$. |
| 1 | 0 | 0 | Load the input register with data bits. |
| 1 | 1 | 1 | Load the DAC register with the contents of the input register. |
| 1 | 0 | 1 | The input and DAC registers are transparent. |
| 1 | $\square$ | $\square$ | When LDAC and $\overline{\text { WR }}$ are tied together and programmed as a pulse, the data bits are loaded into the input register <br> on the falling edge of the pulse and are then loaded into the DAC register on the rising edge of the pulse. |
|  | 1 | 0 | No register operation. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. AD5547 Integral Nonlinearity Error


Figure 7. AD5547 Differential Nonlinearity Error


Figure 8. AD5557 Integral Nonlinearity Error


Figure 9. AD5557 Differential Nonlinearity Error


Figure 10. Linearity Error vs. Supply Voltage, VD


Figure 11. Supply Current vs. Logic Input Voltage


Figure 12. AD5547 Supply Current vs. Clock Frequency


Figure 13. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 14. AD5547/AD5557 Analog Total Harmonic Distortion (THD)


Figure 15. Settling Time from Full Scale to Zero Scale


Figure 16. AD5547 Midscale Transition and Digital Feedthrough


Figure 17. AD5547 Unipolar Reference Multiplying Bandwidth

## CIRCUIT OPERATION

## DAC SECTION

The AD5547/AD5557 are 16-/14-bit, multiplying, currentoutput, parallel input DACs. The devices operate from a single 2.7 V to 5.5 V supply and provide both unipolar ( 0 V to $-\mathrm{V}_{\mathrm{REF}}$ or 0 V to $+\mathrm{V}_{\text {REF }}$ ) and bipolar ( $\pm \mathrm{V}_{\text {REF }}$ ) output ranges from -18 V to +18 V references. In addition to the precision conversion $\mathrm{R}_{\mathrm{FB}}$ commonly found in current output DACs, there are three additional precision resistors for 4-quadrant bipolar applications.
The AD5547/AD5557 consist of two groups of precision R-2R ladders, which make up the $12 / 10$ LSBs, respectively. Furthermore, the 4 MSBs are decoded into 15 segments of resistor value 2R. Figure 18 shows the architecture of the 16 -bit AD5547. Each of the 16 segments and the R-2R ladder carries an equally weighted current of one-sixteenth of full scale. The feedback resistor $R_{F B}$ and 4-quadrant resistor $\mathrm{R}_{\text {OFS }}$ have values of $10 \mathrm{k} \Omega$. Each 4-quadrant resistor, R 1 and R 2 , equals $5 \mathrm{k} \Omega$. In 4 -quadrant operation, R1, R 2 , and an external op amp work together to invert the reference voltage and apply it to the $V_{\text {REF }}$ input. With $R_{\text {OFS }}$ and $R_{\text {FB }}$ connected as shown in Figure 2, the output can swing from $-V_{\text {REF }}$ to $+V_{\text {REF }}$.

The reference voltage inputs exhibit a constant input resistance of $5 \mathrm{k} \Omega \pm 20 \%$. The impedance of $\mathrm{I}_{\text {OUT }}$, the DAC output, is code dependent. External amplifier choice should take into account the variation of the AD5547/AD5557 output impedance. The feedback resistance in parallel with the DAC ladder resistance dominates output voltage noise. To maintain good analog performance, it is recommended that the power supply is bypassed with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic or chip capacitor in parallel with a $1 \mu \mathrm{~F}$ tantalum capacitor. Also, to minimize gain error, PCB metal traces between $V_{\text {REF }}$ and $R_{F B}$ should match.
Every code change of the DAC corresponds to a step function; gain peaking at each output step may occur if the op amp has limited GBP and excessive parasitic capacitance present at the inverting node of the op amp. A compensation capacitor, therefore, may be needed between the I-to-V op amp inverting and output nodes to smooth the step transition. Such a compensation capacitor should be found empirically, but a 20 pF capacitor is generally adequate for the compensation.
The $V_{D D}$ power is used primarily by the internal logic to drive the DAC switches. Note that the output precision degrades if the operating voltage falls below the specified voltage. Users should also avoid using switching regulators because device power supply rejection degrades at higher frequencies.


Figure 18. 16-Bit AD5547 Equivalent R-2R DAC Circuit with Digital Section, One Channel Shown

## DIGITAL SECTION

The AD5547/AD5557 have 16-/14-bit parallel inputs. The devices are double buffered with 16-/14-bit registers. The double buffered feature allows the simultaneous update of several AD5547s/ AD5557s. For the AD5547, the input register is loaded directly from a 16-bit controller bus when $\overline{\mathrm{WR}}$ is brought low. The DAC register is updated with data from the input register when LDAC is brought high. Updating the DAC register updates the DAC output with the new data (see Figure 18). To make both registers transparent, tie $\overline{W R}$ low and LDAC high. The asynchronous $\overline{\mathrm{RS}}$ pin resets the part to zero scale if $\mathrm{MSB}=0$ and to midscale if MSB $=1$.

## ESD Protection Circuits

All logic input pins contain back-biased ESD protection Zeners connected to ground (DGND) and $\mathrm{V}_{\mathrm{DD}}$, as shown in Figure 19. As a result, the voltage level of the logic input should not be greater than the supply voltage.


Figure 19. Equivalent ESD Protection Circuits

## Amplifier Selection

In addition to offset voltage, the bias current is important in op amp selection for precision current output DACs. A 30 nA input bias current in the op amp contributes to 1 LSB in the full-scale error of the AD5547. The OP1177 and AD8628 op amps are good candidates for the I-to-V conversion.

## Reference Selection

The initial accuracy and rated output of the voltage reference determine the full-span adjustment. The initial accuracy of the reference is usually a secondary concern because it can be trimmed. Figure 25 shows an example of a trimming circuit. The zero-scale error can also be minimized by standard op amp nulling techniques.

The voltage reference temperature coefficient (TC) and longterm drift are primary considerations. For example, a 5 V reference with a TC of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ means the output changes by $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. As a result, a reference operating at $55^{\circ} \mathrm{C}$ contributes an additional $750 \mu \mathrm{~V}$ full-scale error.
Similarly, the same 5 V reference with a $\pm 50 \mathrm{ppm}$ long-term drift means the output may change by $\pm 250 \mu \mathrm{~V}$ over time. Therefore, it is practical to calibrate a system periodically to maintain its optimum precision.

## PCB LAYOUT, POWER SUPPLY BYPASSING, AND GROUND CONNECTIONS

It is a good practice to employ a compact, minimum lead length, PCB layout design. The leads to the input should be as short as possible to minimize IR drop and stray inductance.

The PCB metal traces between $V_{\text {REF }}$ and $R_{F B}$ should also be matched to minimize gain error.
It is also essential to bypass the power supply with quality capacitors for optimum stability. Supply leads to the device should be bypassed with $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ disc or chip ceramic capacitors. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supply in parallel with the ceramic capacitor to minimize transient disturbance and filter out low frequency ripple.
To minimize the digital ground bounce, the AD5547/AD5557 DGND terminal should be joined with the AGND terminal at a single point. Figure 20 illustrates the basic supply bypassing configuration and AGND/DGND connection for the AD5547/AD5557.


Figure 20. Power Supply Bypassing

## AD5547/AD5557

## APPLICATIONS INFORMATION

## UNIPOLAR MODE

## 2-Quadrant Multiplying Mode, $V_{\text {out }}=0$ V to $-V_{\text {REF }}$

The AD5547/AD5557 DAC architecture uses a current-steering R-2R ladder design that requires an external reference and op amp to convert the unipolar mode of the output voltage to

$$
\begin{align*}
& V_{\text {OUT }}=-V_{\text {REF }} \times D / 65,536(\mathrm{AD} 547)  \tag{1}\\
& V_{\text {OUT }}=-V_{\text {REF }} \times D / 16,384(\mathrm{AD} 5557) \tag{2}
\end{align*}
$$

where $D$ is the decimal equivalent of the input code.

In this case, the output voltage polarity is opposite the $V_{\text {REF }}$ polarity (see Figure 21). Table 7 shows the negative output vs. code for the AD5547.

Table 7. AD5547 Unipolar Mode Negative Output vs. Code

| D in Binary | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ |
| :--- | :--- |
| 1111111111111111 | $-\mathrm{V}_{\text {REF }}(65,535 / 65,536)$ |
| 1000000000000000 | $-\mathrm{V}_{\text {REF }} / 2$ |
| 0000000000000001 | $-\mathrm{V}_{\text {REF }}(1 / 65,536)$ |
| 0000000000000000 | 0 |



Figure 21. Unipolar 2-Quadrant Multiplying Mode, $V_{\text {OUT }}=0$ to $-V_{\text {REF }}$

## 2-Quadrant Multiplying Mode, $\boldsymbol{V}_{\text {out }}=\mathbf{O} \mathbf{V}$ to $+V_{\text {REF }}$

The AD5547/AD5557 are designed to operate with either positive or negative reference voltages. As a result, a positive output can be achieved with an additional op amp, (see Figure 22); the output becomes

$$
\begin{align*}
& V_{\text {OUT }}=+V_{R E F} \times \mathrm{D} / 65,536(\mathrm{AD} 5547)  \tag{3}\\
& V_{\text {OUT }}=+V_{R E F} \times \mathrm{D} / 16,384(\mathrm{AD} 5557)
\end{align*}
$$

(4)

Table 8 shows the positive output vs. code for the AD5547.
Table 8. AD5547 Unipolar Mode Positive Output vs. Code

| D in Binary | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ |
| :--- | :--- |
| 1111111111111111 | $+\mathrm{V}_{\text {REF }}(65,535 / 65,536)$ |
| 1000000000000000 | $+\mathrm{V}_{\text {REF }} / 2$ |
| 0000000000000001 | $+\mathrm{V}_{\text {REF }}(1 / 65,536)$ |
| 0000000000000000 | 0 |



Figure 22. Unipolar 2-Quadrant Multiplying Mode, $V_{\text {OUT }}=0$ to $+V_{\text {REF }}$

## BIPOLAR MODE

4-Quadrant Multiplying Mode, $\boldsymbol{V}_{\text {out }}=-\boldsymbol{V}_{\text {REF }} \boldsymbol{t o}+\boldsymbol{V}_{\text {REF }}$
The AD5547/AD5557 contain on-chip all the 4-quadrant resistors necessary for precision bipolar multiplying operation. Such a feature minimizes the number of exponent components to only a voltage reference, dual op amp, and compensation capacitor (see Figure 23). For example, with a +10 V reference, the circuit yields a precision, bipolar -10 V to +10 V output.

$$
\begin{align*}
& V_{\text {OUT }}=(D / 32768-1) \times V_{\text {REF }}(\mathrm{AD} 5547)  \tag{5}\\
& V_{\text {OUT }}=(D / 16384-1) \times V_{\text {REF }}(\mathrm{AD} 5557) \tag{6}
\end{align*}
$$

Table 9 shows some of the results for the 16-bit AD5547.
Table 9. AD5547 Output vs. Code

| D in Binary | $\mathbf{V}_{\text {OUT }}$ |
| :--- | :--- |
| 1111111111111111 | $+\mathrm{V}_{\text {REF }}(32,767 / 32,768)$ |
| 1000000000000001 | $+\mathrm{V}_{\text {REF }}(1 / 32,768)$ |
| 1000000000000000 | 0 |
| 0111111111111111 | $-\mathrm{V}_{\text {REF }}(1 / 32,768)$ |
| 0000000000000000 | $-\mathrm{V}_{\text {REF }}$ |



Figure 23. 4-Quadrant Multiplying Mode, $V_{\text {OUT }}=-V_{\text {REF }}$ to $+V_{\text {REF }}$

## AC Reference Signal Attenuator

Besides handling the digital waveform decoded from the parallel input data, the AD5547/AD5557 can also handle low frequency ac reference signals for signal attenuation, channel equalization, and waveform generation applications. The maximum signal range can be up to $\pm 18 \mathrm{~V}$ (see Figure 24).

## System Calibration

The initial accuracy of the system can be adjusted by trimming the voltage reference ADR0x with a digital potentiometer (see Figure 25). The AD5170 provides a one-time programmable (OTP), 8 -bit adjustment that is ideal and reliable for such calibration. Analog Devices, Inc., OTP digital potentiometer comes with programmable software that simplifies factory calibration.


Figure 24. Signal Attenuator with AC Reference


Figure 25. Full-Span Calibration

## REFERENCE SELECTION

When selecting a reference for use with the AD55xx series of current output DACs, pay attention to the output voltage, temperature coefficient specification of the reference. Choosing a precision reference with a low output temperature coefficient minimizes error sources. Table 10 lists some of the references available from Analog Devices, Inc., that are suitable for use with this range of current output DACs.

## AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. Because of the code-dependent output resistance of the DAC, the input offset voltage of an op amp is multiplied by the variable gain of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which, if large enough, can cause the DAC to be nonmonotonic.

The input bias current of an op amp also generates an offset at the voltage output because of the bias current flowing in the feedback resistor, $\mathrm{R}_{\mathrm{FB}}$.
Common-mode rejection of the op amp is important in voltageswitching circuits because it produces a code-dependent error at the voltage output of the circuit.
Provided that the DAC switches are driven from true wideband low impedance sources ( $\mathrm{V}_{\mathrm{IN}}$ and AGND), they settle quickly. Consequently, the slew rate and settling time of a voltage-switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, minimize capacitance at the $V_{\text {ReF }}$ node (the voltage output node in this application) of the DAC. This is done by using low input capacitance buffer amplifiers and careful board design.

Analog Devices offers a wide range of amplifiers for both precision dc and ac applications, as listed in Table 11 and Table 12.

Table 10. Suitable Analog Devices Precision References

| Part No. | Output Voltage (V) | Initial Tolerance (\%) | Maximum Temperature Drift (ppm $/{ }^{\circ} \mathrm{C}$ ) | $\mathrm{I}_{\mathrm{ss}}(\mathrm{mA})$ | Output Noise ( $\mu \mathrm{V}$ p-p) | Package(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADR01 | 10 | 0.05 | 3 | 1 | 20 | SOIC-8 |
| ADR01 | 10 | 0.05 | 9 | 1 | 20 | TSOT-5, SC70-5 |
| ADR02 | 5.0 | 0.06 | 3 | 1 | 10 | SOIC-8 |
| ADR02 | 5.0 | 0.06 | 9 | 1 | 10 | TSOT-5, SC70-5 |
| ADR03 | 2.5 | 0.1 | 3 | 1 | 6 | SOIC-8 |
| ADR03 | 2.5 | 0.1 | 9 | 1 | 6 | TSOT-5, SC70-5 |
| ADR06 | 3.0 | 0.1 | 3 | 1 | 10 | SOIC-8 |
| ADR06 | 3.0 | 0.1 | 9 | 1 | 10 | TSOT-5, SC70-5 |
| ADR420 | 2.048 | 0.05 | 3 | 0.5 | 1.75 | SOIC-8, MSOP-8 |
| ADR421 | 2.50 | 0.04 | 3 | 0.5 | 1.75 | SOIC-8, MSOP-8 |
| ADR423 | 3.00 | 0.04 | 3 | 0.5 | 2 | SOIC-8, MSOP-8 |
| ADR425 | 5.00 | 0.04 | 3 | 0.5 | 3.4 | SOIC-8, MSOP-8 |
| ADR431 | 2.500 | 0.04 | 3 | 0.8 | 3.5 | SOIC-8, MSOP-8 |
| ADR435 | 5.000 | 0.04 | 3 | 0.8 | 8 | SOIC-8, MSOP-8 |
| ADR391 | 2.5 | 0.16 | 9 | 0.12 | 5 | TSOT-5 |
| ADR395 | 5.0 | 0.10 | 9 | 0.12 | 8 | TSOT-5 |

Table 11. Suitable Analog Devices Precision Op Amps

| Part No. | Supply Voltage (V) | $\begin{aligned} & \mathrm{V}_{\text {os }} \text { Maximum } \\ & (\mu \mathrm{V}) \end{aligned}$ | $I_{B}$ Maximum (nA) | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { Noise ( } \mu \mathrm{V} \text { p-p) } \end{aligned}$ | Supply Current ( $\mu \mathrm{A}$ ) | Package(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP97 | $\pm 2$ to $\pm 20$ | 25 | 0.1 | 0.5 | 600 | SOIC-8, PDIP-8 |
| OP1177 | $\pm 2.5$ to $\pm 15$ | 60 | 2 | 0.4 | 500 | MSOP-8, SOIC-8 |
| AD8675 | $\pm 5$ to $\pm 18$ | 75 | 2 | 0.1 | 2300 | MSOP-8, SOIC-8 |
| AD8671 | $\pm 5$ to $\pm 15$ | 75 | 12 | 0.077 | 3000 | MSOP-8, SOIC-8 |
| ADA4004-1 | $\pm 5$ to $\pm 15$ | 125 | 90 | 0.1 | 2000 | SOIC-8, SOT-23-5 |
| AD8603 | 1.8 to 5 | 50 | 0.001 | 2.3 | 40 | TSOT-5 |
| AD8607 | 1.8 to 5 | 50 | 0.001 | 2.3 | 40 | MSOP-8, SOIC-8 |
| AD8605 | 2.7 to 5 | 65 | 0.001 | 2.3 | 1000 | WLCSP-5, SOT-23-5 |
| AD8615 | 2.7 to 5 | 65 | 0.001 | 2.4 | 2000 | TSOT-5 |
| AD8616 | 2.7 to 5 | 65 | 0.001 | 2.4 | 2000 | MSOP-8, SOIC-8 |

Table 12. Suitable Analog Devices High Speed Op Amps

| Part No. | Supply Voltage (V) | BW @ ACL (MHz) | Slew Rate (V/ $\mu \mathrm{s}$ ) | $\mathrm{V}_{\text {os }}(\mathrm{Max})(\mu \mathrm{V})$ | $\mathrm{I}_{\mathrm{B}}(\mathrm{Max})(\mathrm{nA})$ | Package(s) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD8065 | 5 to 24 | 145 | 180 | 1500 | 0.006 | SOIC-8, SOT-23-5 |
| AD8066 | 5 to 24 | 145 | 180 | 1500 | 0.006 | SOIC-8, MSOP-8 |
| AD8021 | 5 to 24 | 490 | 120 | 1000 | 10,500 | SOIC-8, MSOP-8 |
| AD8038 | 3 to 12 | 350 | 425 | 3000 | 750 | SOIC-8, SC70-5 |
| ADA4899 | 5 to 12 | 600 | 310 | 35 | 100 | LFCSP-8, SOIC-8 |
| AD8057 | 3 to 12 | 325 | 1000 | 5000 | 500 | SOT-23-5, SOIC-8 |
| AD8058 | 3 to 12 | 325 | 850 | 5000 | 500 | SOIC-8, MSOP-8 |
| AD8061 | 2.7 to 8 | 320 | 650 | 6000 | 350 | SOT-23-5, SOIC-8 |
| AD8062 | 2.7 to 8 | 320 | 650 | 6000 | 350 | SOIC-8, MSOP-8 |
| AD9631 | $\pm 3$ to $\pm 6$ | 320 | 1300 | 10,000 | 7000 | SOIC-8, PDIP-8 |

Table 13 lists the latest DACS available from Analog Devices.
Table 13. ADI Current Output DACs

| Model | Bits | Outputs | Interface | Package | Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD5425 | 8 | 1 | SPI, 8-Bit Load | MSOP-10 | Fast 8-bit load; see also AD5426 |
| AD5426 | 8 | 1 | SPI | MSOP-10 | See also AD5425 fast load |
| AD5450 | 8 | 1 | SPI | TSOT-8 | See also AD5425 fast load |
| AD5424 | 8 | 1 | Parallel | TSSOP-16 |  |
| AD5429 | 8 | 2 | SPI | TSSOP-16 |  |
| AD5428 | 8 | 2 | Parallel | TSSOP-20 |  |
| AD5432 | 10 | 1 | SPI | MSOP-10 |  |
| AD5451 | 10 | 1 | SPI | TSOT-8 |  |
| AD5433 | 10 | 1 | Parallel | TSSOP-20 |  |
| AD5439 | 10 | 2 | SPI | TSSOP-16 |  |
| AD5440 | 10 | 2 | Parallel | TSSOP-24 |  |
| AD5443 | 12 | 1 | SPI | MSOP-10 | See also AD5452 and AD5444 |
| AD5452 | 12 | 1 | SPI | TSOT-8 | Higher accuracy version of AD5443; see also AD5444 |
| AD5445 | 12 | 1 | Parallel | TSSOP-20 |  |
| AD5444 | 12 | 1 | SPI | MSOP-10 | Higher accuracy version of AD5443; see also AD5452 |
| AD5449 | 12 | 2 | SPI | TSSOP-16 |  |
| AD5415 | 12 | 2 | SPI | TSSOP-24 | Uncommitted resistors |
| AD5447 | 12 | 2 | Parallel | TSSOP-24 |  |
| AD5405 | 12 | 2 | Parallel | LFCSP-40 | Uncommitted resistors |
| AD5453 | 14 | 1 | SPI | TSOT-8 |  |
| AD5553 | 14 | 1 | SPI | MSOP-8 |  |
| AD5556 | 14 | 1 | Parallel | TSSOP-28 |  |
| AD5446 | 14 | 1 | SPI | MSOP-10 | MSOP version of AD5453; compatible with AD5443, AD5432, and AD5426 |
| AD5555 | 14 | 2 | SPI | TSSOP-16 |  |
| AD5557 | 14 | 2 | Parallel | TSSOP-38 |  |
| AD5543 | 16 | 1 | SPI | MSOP-8 |  |
| AD5546 | 16 | 1 | Parallel | TSSOP-28 |  |
| AD5545 | 16 | 2 | SPI | TSSOP-16 |  |
| AD5547 | 16 | 2 | Parallel | TSSOP-38 |  |
|  |  |  |  |  |  |

## AD5547/AD5557

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-BD-1
Figure 26. 38-Lead Thin Shrink Small Outline Package [TSSOP] (RU-38)
Dimension s shown in millimeters

| ORDERING GUIDE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model ${ }^{1}$ | Resolution (Bits) | $\begin{aligned} & \text { DNL } \\ & \text { (LSB) } \end{aligned}$ | $\begin{aligned} & \text { INL } \\ & \text { (LSB) } \end{aligned}$ | Temperature Range | Package Description | Package Option | Ordering Quantity |
| AD5547BRU | 16 | $\pm 1$ | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 50 |
| AD5547BRU-REEL7 | 16 | $\pm 1$ | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 1,000 |
| AD5547BRUZ | 16 | $\pm 1$ | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 50 |
| AD5547CRUZ | 16 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 50 |
| AD5547CRUZ-REEL7 | 16 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 1,000 |
| AD5557CRU | 14 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 50 |
| AD5557CRU-REEL7 | 14 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 1,000 |
| AD5557CRUZ | 14 | $\pm 1$ | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 38-Lead TSSOP | RU-38 | 50 |

[^1]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
5962-8871903MYA 5962-8876601LA AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A
702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2
MCP48FVB24-20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP47FVB04-20E/ST MCP48FEB28T-20E/ST MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24TE/MQ MCP48FVB24T-E/MQ MCP48FVB18T-20E/ST MCP47FEB14T-E/MQ MCP48FVB14T-20E/ST MCP48FEB08T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP48FEB04T-20E/ST MCP47FEB04T-E/MQ MCP48FVB04T-20E/ST MCP47FVB04T20E/ST MCP48CVB18-E/ML MCP48CVB08-E/ML MCP47CMB28-E/ML MCP48CMB18-E/ML MCP48CVB14-E/ML MCP48CMB04E/ML MCP48CMB08-E/ML MCP47CVB04-E/ML MCP47CMB14-E/ML MCP48CMB14-E/ML MCP48CVB28-20E/ST


[^0]:    ${ }^{1}$ Package power dissipation $=\left(T_{J M A X}-T_{A}\right) / \theta_{J A}$.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

