## FEATURES

Low power octal DACs
AD5629R: 12 bits
AD5669R: 16 bits
$2.6 \mathrm{~mm} \times 2.6 \mathrm{~mm}$ 16-ball WLCSP
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ 16-lead LFCSP and 16-lead TSSOP
On-chip $1.25 \mathrm{~V} / 2.5 \mathrm{~V}, 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference
Power down to 400 nA at 5 V, 200 nA at 3 V
2.7 V to 5.5 V power supply

Guaranteed monotonic by design
Power-on reset to zero scale or midscale
3 power-down functions
Hardware $\overline{\text { LDAC }}$ and $\overline{\text { CLR }}$ functions
$1^{2} \mathrm{C}$-compatible serial interface supports standard ( 100 kHz ) and fast ( 400 kHz ) modes

## APPLICATIONS

## Process control

Data acquisition systems
Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources

## GENERAL DESCRIPTION

The AD5629R/AD5669R devices are low power, octal, 12-/16bit, buffered voltage-output DACs. All devices are guaranteed monotonic by design.

The AD5629R/AD5669R have an on-chip reference with an internal gain of 2 . The AD5629R-1/AD5669R-1 have a 1.25 V , $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, giving a full-scale output range of 2.5 V . The AD5629R-2/AD5629R-3 and the AD5669R-2/AD5669R-3 have a $2.5 \mathrm{~V} 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, giving a full-scale output range of 5 V depending on the option selected. Devices with 1.25 V reference selected operate from a single 2.7 V to 5.5 V supply. Devices with 2.5 V reference selected operate from 4.5 V to 5.5 V . The on-chip reference is off at power-up, allowing the use of an external reference. The internal reference is enabled via a software write.


Figure 1.

The parts incorporate a power-on reset circuit to ensure that the DAC output powers up to 0 V (AD5629R-1/AD5629R-2, AD5669R-1/AD5669R-2) or midscale (AD5629R-3/AD5669R-3) and remains powered up at this level until a valid write takes place. The part contains a power-down feature that reduces the current consumption of the device to 400 nA at 5 V and provides softwareselectable output loads while in power-down mode for any or all DAC channels.

## PRODUCT HIGHLIGHTS

1. Octal, 12-/16-bit DACs.
2. On-chip $1.25 \mathrm{~V} / 2.5 \mathrm{~V}, 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference.
3. Available in 16 -lead LFCSP and TSSOP, and 16 -ball WLCSP.
4. Power-on reset to 0 V or midscale.
5. Power-down capability. When powered down, the DAC typically consumes 200 nA at 3 V and 400 nA at 5 V .

Rev. F Document Feedback

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2010-2018 Analog Devices, Inc. All rights reserved. Technical Support

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights .....  1
Revision History ..... 2
Specifications .....  3
AC Characteristics. ..... 6
$I^{2} \mathrm{C}$ Timing Characteristics ..... 7
Absolute Maximum Ratings ..... 9
ESD Caution ..... 9
Pin Configurations and Function Descriptions ..... 10
Typical Performance Characteristics ..... 12
Terminology ..... 19
Theory of Operation ..... 21
Digital-to-Analog Converter (DAC) Section ..... 21
REVISION HISTORY
6/2018—Rev. E to Rev. F
Changes to Serial Interface Section ..... 22
Updated Outline Dimensions ..... 29
Changes to Ordering Guide ..... 30
9/2016—Rev. D to Rev. E
Change to Read Operation Section ..... 22
4/2014—Rev. C to Rev. D
Change to VoutB, VoutC, VoutD, VoutE, VoutG, VoutH Ball Numbers; Table 6 ..... 11
2/2014—Rev. B to Rev. C
Change to Table 6 ..... 11
Changes to Figure 38, Figure 39, and Figure 40 ..... 17
Changes to Ordering Guide ..... 30
2/2013-Rev. A to Rev. B

$\qquad$ Universal
Changes to Features Section ..... 1
Added Figure 5, Renumbered Sequentially ..... 10
Moved Table 6 ..... 11
Changes to Figure 25 and Figure 26 ..... 15
Added Figure 58. ..... 29
Changes to Ordering Guide ..... 30
Resistor String ..... 21
Internal Reference ..... 21
Output Amplifier ..... 22
Serial Interface ..... 22
Write Operation. ..... 22
Read Operation. ..... 22
Input Shift Register ..... 24
Multiple Byte Operation ..... 24
Internal Reference Register ..... 25
Power-On Reset ..... 25
Power-Down Modes ..... 26
Clear Code Register ..... 26
LDAC Function ..... 28
Power Supply Bypassing and Grounding. ..... 28
Outline Dimensions ..... 29
Ordering Guide ..... 30
12/2010—Rev. 0 to Rev. A
Changes to Features, General Description, and Product Highlights Sections. .....  1
Changes to AD5629R Relative Accuracy Parameter, Reference Output (1.25 V) Reference Input Range Parameter, and Reference Output ( 2.5 V ) Reference Input Range Parameter (Table 1) .....  3
Changes to Relative Accuracy Parameter, Reference Tempco Parameter (Table 2) .....  5
Changes to Output Voltage Settling Time Parameter (Table 3) .. 6 Changes to Table 5 .....  9
Changes to $\overline{\mathrm{CLR}}$ Pin Description (Table 6) ..... 10
Added Figure 32 and Figure 33 ..... 15
Added Figure 46 ..... 17
Changes to Internal Reference Section. ..... 20
Changes to Power-On Reset Section ..... 23
Changes to Clear Code Register Section ..... 24
Updated Outline Dimensions ..... 27
Changes to Ordering Guide ..... 28
10/2010-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $\mathrm{GND}, \mathrm{V}_{\text {Refin }}=\mathrm{V}_{\mathrm{DD}}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 1.

| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
| STATIC PERFORMANCE ${ }^{2}$ |  |  |  |  |  |  |  |  |
| AD5629R |  |  |  |  |  |  |  |  |
| Resolution | 12 |  |  | 12 |  |  | Bits |  |
| Relative Accuracy |  | $\pm 0.5$ | $\pm 4$ |  | $\pm 0.5$ | $\pm 1$ | LSB | See Figure 7 |
| Differential Nonlinearity |  |  | $\pm 0.25$ |  |  | $\pm 0.25$ | LSB | Guaranteed monotonic by design (see Figure 9) |
| AD5669R |  |  |  |  |  |  |  |  |
| Resolution | 16 |  |  | 16 |  |  | Bits |  |
| Relative Accuracy |  | $\pm 8$ | $\pm 32$ |  | $\pm 8$ | $\pm 16$ | LSB | See Figure 6 |
| Differential Nonlinearity |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB | Guaranteed monotonic by design (see Figure 8) |
| Zero-Code Error |  | 6 | 19 |  | 6 | 19 | mV | All Os loaded to DAC register (see Figure 19) |
| Zero-Code Error Drift |  | $\pm 2$ |  |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Full-Scale Error |  | -0.2 | -1 |  | -0.2 | -1 | \% FSR | All 1s loaded to DAC register (see Figure 20) |
| Gain Error |  |  | $\pm 1$ |  |  | $\pm 1$ | \% FSR |  |
| Gain Temperature Coefficient |  | $\pm 2.5$ |  |  | $\pm 2.5$ |  | ppm | Of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| Offset Error |  | $\pm 6$ | $\pm 19$ |  | $\pm 6$ | $\pm 19$ | mV |  |
| DC Power Supply Rejection Ratio |  | -80 |  |  | -80 |  | dB | $V_{D D} \pm 10 \%$ |
| DC Crosstalk <br> (External Reference) |  | 10 |  |  | 10 |  | $\mu \mathrm{V}$ | Due to full-scale output change, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to GND or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  | 5 |  |  | 5 |  | $\mu \mathrm{V} / \mathrm{mA}$ | Due to load current change |
|  |  | 10 |  |  | 10 |  |  | Due to powering down (per channel) |
| DC Crosstalk (Internal Reference) |  | 25 |  |  | 25 |  | $\mu \mathrm{V}$ | Due to full-scale output change, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}^{\text {or } V_{D D}}$ |
|  |  | 10 |  |  | 10 |  | $\mu \mathrm{V} / \mathrm{mA}$ | Due to load current change |
| OUTPUT CHARACTERISTICS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Output Voltage Range | 0 |  | $V_{\text {D }}$ | 0 |  | $V_{D D}$ | V |  |
| Capacitive Load Stability |  | 2 |  |  | 2 |  | nF | $\mathrm{R}_{\mathrm{L}}=\infty$ |
|  |  | 10 |  |  | 10 |  | nF | $\mathrm{RL}=2 \mathrm{k} \Omega$ |
| DC Output Impedance |  | 0.5 |  |  | 0.5 |  | $\Omega$ |  |
| Short-Circuit Current |  | 30 |  |  | 30 |  | mA | $V_{D D}=5 \mathrm{~V}$ |
| Power-Up Time |  | 4 |  |  | 4 |  |  | Coming out of power-down mode, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |  |  |
| Reference Current |  | 40 | 50 |  | 40 | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REFIN }}=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ (per DAC channel) |
| Reference Input Range | 0 |  | $V_{D D}$ | 0 |  | $V_{D D}$ | V |  |
| Reference Input Impedance |  | 14.6 |  |  | 14.6 |  | $\mathrm{k} \Omega$ |  |
| REFERENCE OUTPUT (1.25 V) |  |  |  |  |  |  |  |  |
| Output Voltage | 1.247 |  | 1.253 | 1.247 |  | 1.253 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Reference Input Range | $\pm 15$ |  |  | $\pm 5$ |  | $\pm 15$ | ppm $/{ }^{\circ} \mathrm{C}$ | LFCSP, TSSOP |
|  |  |  |  |  | $\pm 15$ |  |  | WLCSP |
| Output Impedance | 7.5 |  |  |  |  |  |  |  |
| REFERENCE OUTPUT (2.5 V) |  |  |  |  |  |  |  |  |
| Output Voltage | 2.495 |  | 2.505 | 2.495 |  | 2.505 |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Reference Input Range |  | $\pm 15$ |  |  |  | $\pm 10$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |
| Output Impedance |  | 7.5 |  |  | 7.5 |  | $\mathrm{k} \Omega$ |  |


| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
| LOGIC INPUTS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Input Current |  |  | $\pm 3$ |  |  | $\pm 3$ | $\mu \mathrm{A}$ | All digital inputs |
| Input Low Voltage, $\mathrm{V}_{\text {INL }}$ |  |  | 0.8 |  |  | 0.8 | V | $V_{\text {DD }}=5 \mathrm{~V}$ |
| Input High Voltage, $\mathrm{V}_{\text {INH }}$ | 2 |  |  | 2 |  |  | V | $V_{D D}=5 \mathrm{~V}$ |
| Pin Capacitance | 3 |  |  | 3 |  |  | pF |  |
| POWER REQUIREMENTS | 4.5 |  |  | 4.5 |  |  |  |  |
| $V_{\text {DD }}$ |  |  | 5.5 |  |  | 5.5 | V | All digital inputs at 0 or $\mathrm{V}_{\mathrm{DD}}$, DAC active, excludes load current |
| IDD (Normal Mode) ${ }^{4}$ |  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {IL }}=\mathrm{GND}$ |
| $V_{D D}=4.5 \mathrm{~V}$ to 5.5 V |  | 1.3 | 1.8 |  | 1.3 | 1.8 | mA | Internal reference off |
|  |  | 2 | 2.5 |  | 2 | 2.5 | mA | Internal reference on |
| Idd (All Power-Down Modes) ${ }^{5}$ $V_{D D}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}$ |  | 0.4 | 1 |  | 0.4 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |

[^0]$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $\mathrm{GND}, \mathrm{V}_{\mathrm{REFIN}}=\mathrm{V}_{\mathrm{DD}}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
| STATIC PERFORMANCE ${ }^{2}$ |  |  |  |  |  |  |  |  |
| AD5629R |  |  |  |  |  |  |  |  |
| Resolution | 12 |  |  | 12 |  |  | Bits |  |
| Relative Accuracy |  | $\pm 0.5$ | $\pm 4$ |  | $\pm 0.5$ | $\pm 1$ | LSB | See Figure 7 |
| Differential Nonlinearity |  |  | $\pm 0.25$ |  |  | $\pm 0.25$ | LSB | Guaranteed monotonic by design (see Figure 9) |
| AD5669R |  |  |  |  |  |  |  |  |
| Resolution | 16 |  |  | 16 |  |  | Bits |  |
| Relative Accuracy |  | $\pm 8$ | $\pm 32$ |  | $\pm 8$ | $\pm 16$ | LSB | See Figure 6 |
| Differential Nonlinearity |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB | Guaranteed monotonic by design (see Figure 8) |
| Zero-Code Error |  | 6 | 19 |  | 6 | 19 | mV | All Os loaded to DAC register (see Figure 19) |
| Zero-Code Error Drift |  | $\pm 2$ |  |  | $\pm 2$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Full-Scale Error |  | -0.2 | -1 |  | -0.2 | -1 | \% FSR | All 1s loaded to DAC register (see Figure 20) |
| Gain Error |  |  | $\pm 1$ |  |  | $\pm 1$ | \% FSR |  |
| Gain Temperature Coefficient |  | $\pm 2.5$ |  |  | $\pm 2.5$ |  | ppm | Of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| Offset Error |  | $\pm 6$ | $\pm 19$ |  | $\pm 6$ | $\pm 19$ | mV |  |
| DC Power Supply Rejection Ratio |  | -80 |  |  | -80 |  | dB | $V_{D D} \pm 10 \%$ |
| DC Crosstalk <br> (External Reference) |  | 10 |  |  | 10 |  | $\mu \mathrm{V}$ | Due to full-scale output change, $R_{L}=2 \mathrm{k} \Omega \text { to } G N D \text { or } V_{D D}$ |
|  |  | 5 |  |  | 5 |  | $\mu \mathrm{V} / \mathrm{mA}$ | Due to load current change |
|  |  | 10 |  |  | 10 |  | $\mu \mathrm{V}$ | Due to powering down (per channel) |
| DC Crosstalk (Internal Reference) |  | 25 |  |  | 25 |  | $\mu \mathrm{V}$ | Due to full-scale output change, $R_{L}=2 \mathrm{k} \Omega$ to $G N D$ or $V_{D D}$ |
|  |  | 10 |  |  | 10 |  | $\mu \mathrm{V} / \mathrm{mA}$ | Due to load current change |
| OUTPUT CHARACTERISTICS ${ }^{3}$ |  |  |  |  |  |  |  |  |
|  | 0 |  | VDD | 0 |  | $V_{D D}$ | V |  |
| Capacitive Load Stability |  | 2 |  |  | 2 |  | nF | $\mathrm{RL}=\infty$ |
|  |  | 10 |  |  | 10 |  | nF | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |
| DC Output Impedance |  | 0.5 |  |  | 0.5 |  | $\Omega$ |  |
| Short-Circuit Current |  | 30 |  |  | 30 |  | mA | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |
| Power-Up Time |  | 4 |  |  | 4 |  | $\mu \mathrm{s}$ | Coming out of power-down mode, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |  |  |
| Reference Current |  | 40 | 50 |  | 40 | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REFFI }}=\mathrm{V}_{\text {DD }}=3.6 \mathrm{~V}$ (per DAC channel) |
| Reference Input Range | 0 |  | $V_{D D}$ | 0 |  | $V_{D D}$ |  |  |
| Reference Input Impedance |  | 14.6 |  |  | 14.6 |  | $\mathrm{k} \Omega$ |  |
| REFERENCE OUTPUT |  |  |  |  |  |  |  |  |
| Output Voltage |  |  |  |  |  |  |  |  |
| AD5629R/AD5669R | 1.247 |  | 1.253 | 1.247 |  | 1.253 | V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Reference Tempco ${ }^{3}$ |  | $\pm 15$ |  |  | $\pm 5$ | $\pm 15$ | ppm/ ${ }^{\circ} \mathrm{C}$ | LFCSP, TSSOP |
|  |  |  |  |  | $\pm 15$ |  |  | WLCSP |
| Reference Output Impedance |  | 7.5 |  |  | 7.5 |  |  |  |
| LOGIC INPUTS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Input Current |  |  | $\pm 3$ |  |  | $\pm 3$ | $\mu \mathrm{A}$ | All digital inputs |
| Input Low Voltage, V $\mathrm{INL}^{\text {L }}$ |  |  | 0.8 |  |  | 0.8 | V | $V_{\text {DD }}=3 \mathrm{~V}$ |
| Input High Voltage, V INH | 2 |  |  | 2 |  |  | V | $V_{D D}=3 \mathrm{~V}$ |
| Pin Capacitance |  | 3 |  |  | 3 |  | pF |  |


| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
| POWER REQUIREMENTS | 2.7 |  |  | 2.7 |  |  |  |  |
| $V_{\text {DD }}$ |  |  | 3.6 |  |  | 3.6 | V | All digital inputs at 0 or $\mathrm{V}_{\mathrm{DD}}$, DAC active, excludes load current |
| IDD (Normal Mode) ${ }^{4}$ |  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| $V_{D D}=2.7 \mathrm{~V}$ to 3.6 V |  | 1.0 | 1.5 |  | 1.0 | 1.5 | mA | Internal reference off |
|  |  | 1.8 | 2.25 |  | 1.7 | 2.25 | mA | Internal reference on |
| IDD (All Power-Down Modes) ${ }^{5}$ $V_{D D}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V}$ |  | 0.2 | 1 |  | 0.2 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |

${ }^{1}$ Temperature range is $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, typical at $25^{\circ} \mathrm{C}$.
${ }^{2}$ Linearity calculated using a reduced code range of the AD5629R (Code 32 to Code 4064) and the AD5669R (Code 512 to 65,024). Output unloaded.
${ }^{3}$ Guaranteed by design and characterization; not production tested.
${ }^{4}$ Interface inactive. All DACs active. DAC outputs unloaded.
${ }^{5}$ All eight DACs powered down.

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to GND , $\mathrm{V}_{\text {REFIN }}=\mathrm{V}_{\mathrm{DD}}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 3.

| Parameter ${ }^{1,2}$ | Min | Typ | Max | Unit | Conditions/Comments ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Settling Time |  | 2.5 | 7 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 2$ LSB |
| Slew Rate |  | 1.2 |  | V/ $\mu \mathrm{s}$ |  |
| Digital-to-Analog Glitch Impulse |  | 4 |  | nV -s | 1 LSB change around major carry (see Figure 35) |
|  |  | 19 |  | nV -s | From Code 59904 to Code 59903 |
| Digital Feedthrough |  | 0.1 |  | nV -s |  |
| Reference Feedthrough |  | -90 |  | dB | $\mathrm{V}_{\text {REFIN }}=2 \mathrm{~V} \pm 0.1 \mathrm{Vp-p}$, frequency $=10 \mathrm{~Hz}$ to 20 MHz |
| Digital Crosstalk |  | 0.2 |  | $n \mathrm{~V}$-s |  |
| Analog Crosstalk |  | 0.4 |  | $n \mathrm{~V}$-s |  |
| DAC-to-DAC Crosstalk |  | 0.8 |  | nV -s |  |
| Multiplying Bandwidth |  | 320 |  | kHz | $\mathrm{V}_{\text {REFIN }}=2 \mathrm{~V} \pm 0.2 \mathrm{Vp-p}$ |
| Total Harmonic Distortion |  | -80 |  | dB | $\mathrm{V}_{\text {REFIN }}=2 \mathrm{~V} \pm 0.1 \mathrm{~V}$ p-p, frequency $=10 \mathrm{kHz}$ |
| Output Noise Spectral Density |  | 120 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=0 \times 8400,1 \mathrm{kHz}$ |
|  |  | 100 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=0 \times 8400,10 \mathrm{kHz}$ |

[^1]
## $I^{2} \mathrm{C}$ TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz}$, unless otherwise noted.
Table 4.

| Parameter | Conditions | Min | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{fscL}^{1}$ | Standard mode |  | 100 | kHz | Serial clock frequency |
|  | Fast mode |  | 400 | kHz |  |
| $\mathrm{t}_{1}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | tHIGH , SCL high time |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{2}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | toow, SCL low time |
|  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{3}$ | Standard mode | 250 |  | ns | $\mathrm{t}_{\text {Su; Dat }}$ data setup time |
|  | Fast mode | 100 |  | ns |  |
| $\mathrm{t}_{4}$ | Standard mode | 0 | 3.45 | $\mu \mathrm{s}$ | thi;DAT, data hold time |
|  | Fast mode | 0 | 0.9 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{5}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {su; STA, }}$, setup time for a repeated start condition |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{6}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | $\mathrm{thDi}_{\text {;TA }}$, hold time (repeated) start condition |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{7}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | $t_{\text {buf, }}$ bus-free time between a stop and a start condition |
|  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{8}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {su;sto, }}$ setup time for a stop condition |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
| t9 | Standard mode |  | 1000 | ns | $t_{\text {RDA }}$, rise time of SDA signal |
|  | Fast mode |  | 300 | ns |  |
| $\mathrm{t}_{10}$ | Standard mode |  | 300 | ns | $\mathrm{t}_{\text {fDA }}$, fall time of SDA signal |
|  | Fast mode |  | 300 | ns |  |
| $t_{11}$ | Standard mode |  | 1000 | ns | $t_{\text {rcL }}$, rise time of SCL signal |
|  | Fast mode |  | 300 | ns |  |
| $t_{11}{ }^{\text {A }}$ | Standard mode |  | 1000 | ns | $\mathrm{t}_{\mathrm{RCL}}$, rise time of SCL signal after a repeated start condition and after an acknowledge bit |
|  | Fast mode |  | 300 | ns |  |
| $t_{12}$ | Standard mode |  | 300 | ns | $\mathrm{t}_{\text {FCL }}$, fall time of SCL signal |
|  | Fast mode |  | 300 | ns |  |
| $t_{13}$ | Standard mode | 10 |  | ns | $\overline{\text { LDAC }}$ pulse width low |
|  | Fast mode | 10 |  | ns |  |
| $\mathrm{t}_{14}$ | Standard mode | 300 |  | ns | Falling edge of ninth SCL clock pulse of last byte of a valid write to the $\overline{\text { LDAC }}$ falling edge |
|  | Fast mode | 300 |  | ns |  |
| $\mathrm{t}_{15}$ | Standard mode | 20 |  | ns | $\overline{\mathrm{CLR}}$ pulse width low |
|  | Fast mode | 20 |  | ns |  |
| tsp ${ }^{2}$ | Fast mode | 0 | 50 | ns | Pulse width of spike suppressed |

[^2]

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Rating |
| :---: | :---: |
| VDD to GND | -0.3 V to +7V |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Vout to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $V_{\text {refin }} / V_{\text {refout }}$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range Industrial | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\text {max }}$ ) | $+150^{\circ} \mathrm{C}$ |
| Power Dissipation | $\left(\mathrm{T}_{\text {J max }}-\mathrm{T}_{\mathrm{A}}\right.$ ) $/ \theta_{\text {JA }}$ |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 16-Lead TSSOP (4-Layer Board) | $112.6{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead LFCSP (4-Layer Board) | $30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature Pb Free | $260^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

## AD5629R/AD5669R

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. EXPOSED PAD MUST BE TIED TO GND.

Figure 3. 16-Lead LFCSP (CP-16-17)


Figure 4. 16-Lead TSSOP (RU-16)


Figure 5. 16-Ball WLCSP

Table 6. Pin Function Descriptions

| Pin No. |  |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: |
| LFCSP | TSSOP | WLCSP |  |  |
| 15 | 1 | B2 | $\overline{\text { LDAC }}$ | Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This allows all DAC outputs to simultaneously update. Alternatively, this pin can be tied permanently low. |
| 16 | 2 | A4 | A0 | Address Input. Sets the least significant bit of the 7-bit slave address. |
| 1 | 3 | B3 | VDD | Power Supply Input. These parts can be operated from 2.7 V to 5.5 V . Decouple the supply with a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 2 | 4 | B4 | VoutA | Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. |
| 3 | 5 | C4 | Vout | Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation. |
| 4 | 6 | C3 | VoutE | Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation. |
| 5 | 7 | D4 | Vout | Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation. |
| 6 | 8 | D3 | $\mathrm{V}_{\text {Refin }} / \mathrm{V}_{\text {ReFout }}$ | The AD5629R/AD5669R have a common pin for reference input and reference output. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is as a reference input. |
| 7 | 9 | D2 | $\overline{\mathrm{CLR}}$ | Asynchronous Clear Input. The $\overline{\mathrm{CLR}}$ input is falling edge sensitive. When $\overline{\mathrm{CLR}}$ is low, all $\overline{\text { LDAC }}$ pulses are ignored. When $\overline{C L R}$ is activated, the input register and the DAC register are updated with the data contained in the $\overline{C L R}$ code register-zero scale, midscale, or full scale. The default setting clears the output to 0 V . |
| 8 | 10 | D1 | Vouth | Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation. |
| 9 | 11 | C1 | VoutF | Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation. |
| 10 | 12 | C2 | VoutD | Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation. |
| 11 | 13 | B1 | VoutB | Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. |
| 12 | 14 | A1 | GND | Ground Reference Point for All Circuitry on the Parts. |
| 13 | 15 | A3 | SDA | Serial Data Input. This is used in conjunction with the SCL line to clock data into or out of the 32-bit input shift register. It is a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor. |
| 14 | 16 | A2 | SCL | Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 32-bit input shift register. |
| 17 | N/A | N/A | Exposed Pad (EPAD) | The exposed pad must be tied to GND. |

## AD5629R/AD5669R

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. INL AD5669R-External Reference


Figure 7. INL AD5629R—External Reference


Figure 8. DNL AD5669R—External Reference


Figure 9. DNL AD5629R—External Reference


Figure 10. INL AD5669R-2—Internal Reference


Figure 11. INL AD5629R-2—Internal Reference


Figure 12. DNL AD5669R-2—Internal Reference


Figure 13. DNL AD5629R-2—Internal Reference


Figure 14. INL AD5669R-1—Internal Reference


Figure 15. INL AD5629R-1—Internal Reference


Figure 16. DNL AD5669R-1—Internal Reference


Figure 17. DNL AD5629R-1—Internal Reference


Figure 18. Gain Error and Full-Scale Error vs. Temperature


Figure 19. Zero-Code Error and Offset Error vs. Temperature


Figure 20. Gain Error and Full-Scale Error vs. Supply Voltage


Figure 21. Zero-Code Error and Offset Error vs. Supply Voltage


Figure 22. IDD Histogram with External Reference


Figure 23. IDD Histogram with Internal Reference


Figure 24. Headroom at Rails vs. Source and Sink


Figure 25. AD5669R-2 Source and Sink Capability


Figure 26. AD5669R-1 Source and Sink Capability


Figure 27. Supply Current vs. Code


Figure 28. Supply Current vs. Temperature


Figure 29. Supply Current vs. Supply Voltage


Figure 30. Supply Current vs. Logic Input Voltage


Figure 31. Full-Scale Settling Time, 5 V


Figure 32. Power-On Reset to 0 V


Figure 33. Power-On Reset to Midscale


Figure 34. Exiting Power-Down to Midscale


Figure 35. Digital-to-Analog Glitch Impulse (Negative)


Figure 36. Analog Crosstalk


Figure 37. DAC-to-DAC Crosstalk


Figure 38. 0.1 Hz to 10 Hz Output Noise Plot, External Reference


Figure 39. 0.1 Hz to 10 Hz Output Noise Plot, Internal Reference


Figure 40. 0.1 Hz to 10 Hz Output Noise Plot, Internal Reference


Figure 41. Noise Spectral Density, Internal Reference


Figure 42. Total Harmonic Distortion


Figure 43. Settling Time vs. Capacitive Load


Figure 44. Hardware $\overline{C L R}$


Figure 45. Multiplying Bandwidth


Figure 46. 1.25 V Reference Temperature Coefficient vs. Temperature


Figure 47. 2.5 V Reference Temperature Coefficient vs. Temperature

## TERMINOLOGY

## Relative Accuracy

For the DAC, relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation in LSBs from a straight line passing through the endpoints of the DAC transfer function. Figure 6, Figure 7, Figure 10, Figure 11, Figure 14, and Figure 15 show plots of typical INL vs. code.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Figure 8, Figure 9, Figure 12, Figure 13, Figure 16, and Figure 17 show plots of typical DNL vs. code.

## Offset Error

Offset error is a measure of the difference between the actual Vout and the ideal Vout, expressed in millivolts in the linear region of the transfer function. Offset error is measured on the AD5669R between Code 512 and Code 65024 loaded into the DAC register. It can be negative or positive and is expressed in millivolts.

## Zero-Code Error

Zero-code error is a measure of the output error when zero code ( 0 x 0000 ) is loaded into the DAC register. Ideally, the output should be 0 V . The zero-code error is always positive because the output of the DAC cannot go below 0 V . It is due to a combination of the offset errors in the DAC and output amplifier. Zero-code error is expressed in millivolts. Figure 19 shows a plot of typical zero-code error vs. temperature.

## Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed as a percentage of the full-scale range.

## Zero-Code Error Drift

Zero-code error drift is a measure of the change in zero-code error with a change in temperature. It is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$.

## Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range) $/{ }^{\circ} \mathrm{C}$.

## Full-Scale Error

Full-scale error is a measure of the output error when full-scale code ( 0 xFFFF ) is loaded into the DAC register. Ideally, the output should be $V_{\text {ref }}-1$ LSB. Full-scale error is expressed as a percentage of the full-scale range. Figure 18 shows a plot of typical full-scale error vs. temperature.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV -s and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000). Figure 35 shows a typical digital-to-analog glitch impulse plot.

## DC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in Vout to a change in $V_{\text {DD }}$ for full-scale output of the DAC. $V_{\text {ref }}$ is held at 2 V , and $\mathrm{V}_{\mathrm{DD}}$ is varied $\pm 10 \%$. It is measured in decibels.

## DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in microvolts.

DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has on another DAC kept at midscale. It is expressed in microvolts per milliamp.

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of a DAC from the digital input pins of the device, but is measured when the DAC is not being written to. It is specified in nV -s and measured with a full-scale change on the digital input pins, that is, from all 0 s to all 1 s or vice versa.

## Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0 s to all 1 s or vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV -s.

## Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0 s to all 1 s or vice versa) while keeping $\overline{\text { LDAC }}$ high and then pulsing $\overline{\mathrm{LDAC}}$ low and monitoring the output of the DAC whose digital code has not changed. The area of the glitch is expressed in nV-s.

DAC-to-DAC Crosstalk
DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0 s to all 1 s or vice versa) with $\overline{\text { LDAC }}$ low and monitoring the output of another DAC. The energy of the glitch is expressed in nV -s.

## Multiplying Bandwidth

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

## Total Harmonic Distortion (THD)

Total harmonic distortion is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measure of the harmonics present on the DAC output. It is measured in decibels.

## THEORY OF OPERATION

## DIGITAL-TO-ANALOG CONVERTER (DAC) SECTION

The AD5629R/AD5669R are fabricated on a CMOS process. The architecture consists of a string of DACs followed by an output buffer amplifier. Each part includes an internal $1.25 \mathrm{~V} /$ $2.5 \mathrm{~V}, 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference with an internal gain of 2 . Figure 48 and Figure 49 show block diagrams of the DAC architecture.


Figure 48. DAC Architecture for Internal Reference Configuration


Figure 49. DAC Architecture for External Reference Configuration
Because the input coding to the DAC is straight binary, the ideal output voltage when using an external reference is given by

$$
V_{O U T}=V_{R E F I N} \times\left(\frac{D}{2^{N}}\right)
$$

The ideal output voltage when using the internal reference is given by

$$
V_{\text {OUT }}=2 \times V_{\text {REFOUT }} \times\left(\frac{D}{2^{N}}\right)
$$

where:
$D=$ decimal equivalent of the binary code that is loaded to the
DAC register as follows:
0 to 4095 for AD5629R (12 bits).
0 to 65,535 for AD5669R (16 bits).
$N=$ the DAC resolution.

## RESISTOR STRING

The resistor string section is shown in Figure 50. It is simply a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.


Figure 50. Resistor String

## INTERNAL REFERENCE

The AD5629R/AD5669R have an on-chip reference with an internal gain of 2 . The AD5629R-1/AD5669R-1 have a 1.25 V , $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, giving a full-scale output of 2.5 V or the AD5629R-2/AD5629R-3/AD5669R-2/AD5669R-3 have a 2.5 V , $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference, working between a supply from 4.5 V to 5.5 V giving a full-scale output of 5 V . The on-board reference is off at power-up, allowing the use of an external reference. The internal reference is enabled via a write to the control register (see Table 8).

The internal reference associated with each part is available at the $V_{\text {refout }}$ pin. A buffer is required if the reference output is used to drive external loads. When using the internal reference, it is recommended that a 100 nF capacitor be placed between the reference output and GND for reference stability.
Individual channel power-down is not supported while using the internal reference.

## OUTPUT AMPLIFIER

The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to $\mathrm{V}_{\mathrm{DD}}$. The amplifier is capable of driving a load of $2 \mathrm{k} \Omega$ in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 25 and Figure 26. The slew rate is $1.5 \mathrm{~V} / \mu \mathrm{s}$ with a $1 / 4$ to $3 / 4$ scale settling time of $10 \mu \mathrm{~s}$.

## SERIAL INTERFACE

The AD5629R/AD5669R have 2-wire $\mathrm{I}^{2} \mathrm{C}$-compatible serial interfaces (refer to The I $I^{2} \mathrm{C}$-Bus Specification, Version 2.1, January 2000, available from Philips Semiconductor). The AD5629R/AD5669R can be connected to an $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device under the control of a master device. See Figure 2 for a timing diagram of a typical write sequence.

The AD5629R/AD5669R support standard ( 100 kHz ) and fast $(400 \mathrm{kHz})$ modes. High speed operation is only available on selected models. See the Ordering Guide for a full list of models. Support is not provided for 10-bit addressing and general call addressing.
The AD5629R/AD5669R each have a 7-bit slave address. The parts have a slave address whose five MSBs are 10101, and the two LSBs are set by the state of the A0 address pin, which determines the state of the A0 and A1 address bits.
The facility to make hardwired changes to the A0 pin allows the user to incorporate up to three of these devices on one bus, as outlined in Table 7.

Table 7. ADDR Pin Settings

| A0 Pin Connection | A1 | A0 |
| :--- | :--- | :--- |
| VDD $_{\text {NC }}$ | 0 | 0 |
| NC | 1 | 0 |
| GND | 1 | 1 |

The 2-wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address. The slave address corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is
termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its shift register.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read or written, a stop condition is established. In write mode, the master pulls the SDA line high during the $10^{\text {th }}$ clock pulse to establish a stop condition. If a stop condition is generated between the $7^{\text {th }}$ and $8^{\text {th }}$ clock pulse of the $I^{2} \mathrm{C}$ address frame, a power cycle is required to recover the part. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master brings the SDA line low before the $10^{\text {th }}$ clock pulse and then high during the $10^{\text {th }}$ clock pulse to establish a stop condition.

## WRITE OPERATION

When writing to the AD5629R/AD5669R, the user must begin with a start command followed by an address byte ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low. The AD5629R/AD5669R require two bytes of data for the DAC and a command byte that controls various DAC functions. Three bytes of data must, therefore, be written to the DAC, the command byte followed by the most significant data byte and the least significant data byte, as shown in Figure 51. After these data bytes are acknowledged by the AD5629R/AD5669R, a stop condition follows.
READ OPERATION
When reading data back from the AD5629R/AD5669R, the user begins with a start command followed by an address byte $(\mathrm{R} / \overline{\mathrm{W}}=1)$, after which the DAC acknowledges that it is prepared to transmit data by pulling SDA low. Three bytes of data are then read from the DAC, the first two of which are both acknowledged by the master as shown in Figure 52. A stop condition follows.


Figure 51. ${ }^{2} \mathrm{C}$ Write Operation


Figure 52. ${ }^{2}$ C Read Operation

Table 8. Command Definitions

| Command |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| C3 | C2 | C1 | C0 | Description |
| 0 | 0 | 0 | 0 | Write to Input Register n |
| 0 | 0 | 0 | 1 | Update DAC Register n <br> 0 |
| 0 | 1 | 0 | Write to Input Register n; update all <br> (software $\overline{\text { LDAC }}$ ) |  |
| 0 | 0 | 1 | 1 | Write to and update DAC Channel n |
| 0 | 1 | 0 | 0 | Power down/power up DAC |
| 0 | 1 | 0 | 1 | Load clear code register |
| 0 | 1 | 1 | 0 | Load $\overline{\text { LDAC register }}$ |
| 0 | 1 | 1 | 1 | Reset (power-on reset) |
| 1 | 0 | 0 | 0 | Set up internal REF register |
| 1 | 0 | 0 | 1 | Enable multiple byte mode |
| 1 | 0 | 1 | 0 | Reserved |
| - | - | - | - | Reserved |
| 1 | 1 | 1 | 1 | Reserved |

Table 9. Address Commands

| Address (n) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| A3 | A2 | A1 | A0 | Selected DAC Channel |
| 0 | 0 | 0 | 0 | DAC A |
| 0 | 0 | 0 | 1 | DAC B |
| 0 | 0 | 1 | 0 | DAC C |
| 0 | 0 | 1 | 1 | DAC D |
| 0 | 1 | 0 | 0 | DAC E |
| 0 | 1 | 0 | 1 | DAC F |
| 0 | 1 | 1 | 0 | DAC G |
| 0 | 1 | 1 | 1 | DAC H |
| 1 | 1 | 1 | 1 | All DACs |

## AD5629R/AD5669R

## INPUT SHIFT REGISTER

The input shift register is 24 bits wide. Data is loaded into the device as a 24 -bit word under the control of a serial clock input, SCL. The input register contents for this operation is shown in Figure 53 and Figure 54. The eight MSBs make up the command byte. DB23 to DB20 are the command bits, C3, C2, C1, and C0, that control the mode of operation of the device (see Table 9 for details). The last four bits of the first byte are the address bits, A3, A2, A1, and A0, (see Table 9 for details). The rest of the bits are the 16-/12-bit data-word.

The AD5669R data-word comprises the 16-bit input code (see Figure 53) while the AD5629R data word is comprised of 12bits followed by four don't cares (see Figure 54).

## MULTIPLE BYTE OPERATION

Multiple byte operation is supported on the AD5629R/AD5669R. Command 1001 is reserved for multiple byte operation (see Table 8) A 2-byte operation is useful for applications that require fast DAC updating and do not need to change the command byte. The $S$ bit (DB22) in the command register can be set to 1 for the 2-byte mode of operation. For standard 3-byte and 4-byte operation, the $S$ bit (DB22) in the command byte should be set to 0 .

## INTERNAL REFERENCE REGISTER

The internal reference is available on all versions. The on-board reference is off at power-up by default. The on-board reference can be turned off or on by a user-programmable internal REF register by setting Bit DB0 high or low (see Table 10). DB1 selects the internal reference value. Command 1000 is reserved for setting the internal REF register (see Table 8). Table 11 shows how the state of the bits in the input shift register corresponds to the mode of operation of the device.

## POWER-ON RESET

The AD5629R/AD5669R contain a power-on reset circuit that controls the output voltage during power-up. The AD5629R/ AD5669R DAC output powers up to 0 V and the AD5669R-3 DAC output powers up to midscale. The output remains powered up at this level until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up. There is also a software executable reset function that resets the DAC to the power-on reset code. Command 0111 is reserved for this reset function (see Table 8). Any events on $\overline{\text { LDAC }}$ or $\overline{\mathrm{CLR}}$ during power-on reset are ignored.

| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C3 | C2 | C1 | co | A3 | A2 | A1 | A0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| COMMAND |  |  |  | DAC ADDRESS |  |  |  | DAC DATA |  |  |  |  |  |  |  | DAC DATA |  |  |  |  |  |  |  |
| COMMAND BYTE |  |  |  |  |  |  |  | DATA HIGH BYTE |  |  |  |  |  |  |  | DATA LOW BYTE |  |  |  |  |  |  |  |

Figure 53. AD5669R Input Register Contents

| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 | DB14 | DB13 | DB12 | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C3 | C2 | C1 | co | A3 | A2 | A1 | A0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | x | x | x | x |
| COMMAND |  |  |  | DAC ADDRESS |  |  |  | DAC DATA |  |  |  |  |  |  |  | DAC DATA |  |  |  |  |  |  |  |
| COMMAND BYTE |  |  |  |  |  |  |  | DATA HIGH BYTE |  |  |  |  |  |  |  | DATA LOW BYTE |  |  |  |  |  |  |  |

Figure 54. AD5629R Input Register Contents

## POWER-DOWN MODES

The AD5629R/AD5669R contain four separate modes of operation. Command 0100 is reserved for the power-down function (see Table 8). These modes are software-programmable by setting two bits, Bit DB9 and Bit DB8, in the control register.

Table 12 shows how the state of the bits corresponds to the mode of operation of the device. Any or all DACs (DAC H to DAC A) can be powered down to the selected mode by setting the corresponding eight bits (DB7 to DB0) to 1 . See Table 13 for the contents of the input shift register during power-down/powerup operation.
When both bits are set to 0 , the part works normally with its normal power consumption of 1.3 mA at 5 V . However, for the three power-down modes, the supply current falls to $0.4 \mu \mathrm{~A}$ at $5 \mathrm{~V}(0.2 \mu \mathrm{~A}$ at 3 V$)$. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the part is known while the part is in power-down mode. There are three different options. The output is connected internally to GND through either a $1 \mathrm{k} \Omega$ or a $100 \mathrm{k} \Omega$ resistor, or it is left open-circuited (three-state). The output stage is illustrated in Figure 55.


Figure 55. Output Stage During Power-Down

The bias generator of the selected $\mathrm{DAC}(\mathrm{s})$, output amplifier, resistor string, and other associated linear circuitry is shut down when the power-down mode is activated. The internal reference is powered down only when all channels are powered down. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically $4 \mu \mathrm{~s}$ for $V_{D D}=5 \mathrm{~V}$ and for $V_{D D}=3 \mathrm{~V}$.

Any combination of DACs can be powered up by setting PD1 and PD0 to 0 (normal operation). The output powers up to the value in the input register (LDAC low) or to the value in the DAC register before powering down ( $\overline{\mathrm{LDAC}}$ high).

## CLEAR CODE REGISTER

The AD5629R/AD5669R have a hardware $\overline{\mathrm{CLR}}$ pin that is an asynchronous clear input. The $\overline{\mathrm{CLR}}$ input is falling edge sensitive. Bringing the $\overline{\mathrm{CLR}}$ line low clears the contents of the input register and the DAC registers to the data contained in the userconfigurable $\overline{\mathrm{CLR}}$ register and sets the analog outputs accordingly. This function can be used in system calibration to load zero scale, midscale, or full scale to all channels together. These clear code values are user-programmable by setting two bits, Bit DB1 and Bit DB0, in the $\overline{\text { CLR }}$ control register (see Table 15). The default setting clears the outputs to 0 V . Command 0101 is reserved for loading the clear code register (see Table 8).
The part exits clear code mode at the end of the next valid write to the part. If $\overline{\mathrm{CLR}}$ is activated during a write sequence, the write is aborted.
The $\overline{\text { CLR }}$ pulse activation time (the falling edge of $\overline{\mathrm{CLR}}$ to when the output starts to change) is typically 280 ns . However, if outside the DAC linear region, it typically takes 520 ns after executing $\overline{\mathrm{CLR}}$ for the output to start changing (see Figure 44).
See Table 14 for the contents of the input shift register during the loading clear code register operation.

Table 10. Internal Reference Register

| Internal REF Register (DBO) | Action |
| :--- | :--- |
| 0 | Reference off (default) |
| 1 | Reference on |

Table 11. 32-Bit Input Shift Register Contents for Reference Set-Up Command
MSB

| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 to DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | $X$ | $X$ | $X$ | $X$ | X | $1 / 0$ |
| Address bits (A3 to A0)—don't cares |  |  |  |  |  |  | Don't cares | Internal REF on/off |  |

Table 12. Power-Down Modes of Operation

| DB9 | DB8 | Operating Mode |
| :--- | :--- | :--- |
| 0 | 0 | Normal operation |
| 0 | 1 | Power-down modes |
| 1 | 0 | $1 \mathrm{k} \Omega$ to GND |
| 1 | 1 | $100 \mathrm{k} \Omega$ to GND |

Table 13. 32-Bit Input Shift Register Contents for Power-Down/Power-Up Function

| MSB LSB |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB23 | DB22 | DB21 | DB20 | DB19 to DB16 | DB15 to DB10 | DB9 | DB8 | DB7 to DB1 | DB0 |
| 0 | 1 | 0 | 0 | X | X | PD1 | PD0 | DAC H to DAC B | DAC A |
| Command bits (C3 to C0) |  |  |  | Address bits (A3 to AO)— don't cares | Don't cares | Powerdown mode |  | Power-down/power-up channel selectionset bit to 1 to select |  |

Table 14. 32-Bit Input Shift Register Contents for Clear Code Function
MSB

| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 to DB2 | DB1 | DB0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 | $X$ | $X$ | $X$ | $X$ | $X$ | X | X |
| Address bits (A3 to A0)—don't cares |  |  |  |  |  |  |  | Don't cares | CR1 | CR0 |

Table 15. Clear Code Register

| Clear Code Register |  |  |
| :--- | :--- | :--- |
| DB1 | DBO |  |
| CR1 | CRO | Clears to Code |
| 0 | 0 | $0 \times 0000$ |
| 0 | 1 | $0 \times 8000$ |
| 1 | 0 | 0xFFFF |
| 1 | 1 | No operation |

## LDAC FUNCTION

The outputs of all DACs can be updated simultaneously using the hardware $\overline{\mathrm{LDAC}}$ pin.

## Synchronous $\overline{\text { LDAC }}$

The DAC registers are updated after new data is read in. $\overline{\text { LDAC }}$ can be permanently low or pulsed as in Figure 2.

## Asynchronous $\overline{\text { LDAC }}$

The outputs are not updated at the same time that the input registers are written to. When $\overline{\text { LDAC }}$ goes low, the DAC registers are updated with the contents of the input register.
Alternatively, the outputs of all DACs can be updated simultaneously using the software $\overline{\mathrm{LDAC}}$ function by writing to Input Register n and updating all DAC registers. Command 0011 is reserved for this software $\overline{\mathrm{LDAC}}$ function.
An $\overline{\mathrm{LDAC}}$ register gives the user extra flexibility and control over the hardware $\overline{\text { LDAC }}$ pin. Setting the $\overline{\text { LDAC }}$ bit register to 0 for a DAC channel means that this channel's update is controlled by the $\overline{\mathrm{LDAC}} \mathrm{pin}$. If this bit is set to 1 , this channel updates synchronously; that is, the DAC register is updated after new data is read, regardless of the state of the $\overline{\mathrm{LDAC}}$ pin. It effectively sees the $\overline{\mathrm{LDAC}}$ pin as being tied low. See Table 16 for the $\overline{\mathrm{LDAC}}$ register mode of operation.
This flexibility is useful in applications where the user wants to simultaneously update select channels while the rest of the channels are synchronously updating. Writing to the DAC using command 0110 loads the 8-bit $\overline{\text { LDAC }}$ register (DB7 to DB0). The default for each channel is 0 , that is, the $\overline{\mathrm{LDAC}}$ pin works normally. Setting the bits to 1 means the DAC channel is updated regardless of the state of the $\overline{\mathrm{LDAC}}$ pin. See Table 17 for the contents of the input shift register during the load $\overline{\mathrm{LDAC}}$ register mode of operation.

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5629R/AD5669R should have separate analog and digital sections. If the AD5629R/ AD5669R are in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only. This ground point should be as close as possible to the AD5629R/AD5669R.
The power supply to the AD5629R/AD5669R should be bypassed with $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors. The capacitors should be as physically close as possible to the device, with the $0.1 \mu \mathrm{~F}$ capacitor ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. It is important that the $0.1 \mu \mathrm{~F}$ capacitor have low effective series resistance (ESR) and low effective series inductance (ESI), such as is typical of common ceramic types of capacitors. This $0.1 \mu \mathrm{~F}$ capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.
The power supply line should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals should be shielded from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique, where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

Table 16. $\overline{\text { LDAC }}$ Register

| Load DAC Register |  |  |
| :--- | :--- | :--- |
| $\overline{\text { LDAC Bits (DB7 to DBO) }}$ | $\overline{\text { LDAC Pin }}$ |  |
| 0 | $1 / 0$ | Determined by $\overline{\overline{L D A C}}$ pin. |
| 1 | X-don't care | DAC channels update, overriding the $\overline{\text { LDAC }}$ pin. DAC channels see $\overline{\text { LDAC }}$ as 0. |

Table 17. 32-Bit Input Shift Register Contents for $\overline{\text { LDAC }}$ Register Function


| DB23 | DB22 | DB21 | DB20 | DB19 | DB18 | DB17 | DB16 | DB15 to DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | X | X | X | X | X | DACH | DAC G | DAC F | DACE | DAC D | DAC C | DAC B | DAC A |
| Command bits (C3 to C0) |  |  |  | Address bits (A3 to A0)don't cares |  |  |  | Don't cares | Setting $\overline{\text { LDAC }}$ bit to 1 overrides $\overline{\mathrm{LDAC}}$ pin |  |  |  |  |  |  |  |

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.
Figure 56. 16-Lead Lead Frame Chip Scale Package [LFCSP] $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, 0.75 mm Package Height (CP-16-17)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-153-AB
Figure 57. 16-Lead Thin Shrink Small Outline Package [TSSOP] ( $R U-16$ )
Dimensions shown in millimeters


Figure 58. 16-Ball Wafer Level Chip Scale Package [WLCSP] (CB-16-16)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option | Power-On Reset to Code | Accuracy | Internal Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5629RARUZ-1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 4$ LSB INL | 1.25 V |
| AD5629RARUZ-1-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 4$ LSB INL | 1.25 V |
| AD5629RBRUZ-2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 1 \mathrm{LSB}$ INL | 2.5 V |
| AD5629RBRUZ-2-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 1 \mathrm{LSB}$ INL | 2.5 V |
| AD5629RACPZ-2-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 4 \mathrm{LSB}$ INL | 2.5 V |
| AD5629RACPZ-3-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Midscale | $\pm 4 \mathrm{LSB}$ INL | 2.5 V |
| AD5629RBCPZ-1-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 1$ LSB INL | 1.25 V |
| AD5629RBCPZ-2-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 1$ LSB INL | 2.5 V |
| AD5629RBCBZ-1-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead WLCSP | CB-16-16 | Zero | $\pm 1 \mathrm{LSB}$ INL | 1.25 V |
| AD5669RARUZ-1 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 32$ LSB INL | 1.25 V |
| AD5669RARUZ-1-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 32$ LSB INL | 1.25 V |
| AD5669RBRUZ-2 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 16$ LSB INL | 2.5 V |
| AD5669RBRUZ-2-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 | Zero | $\pm 16$ LSB INL | 2.5 V |
| AD5669RACPZ-2-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 32$ LSB INL | 2.5 V |
| AD5669RACPZ-3-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Midscale | $\pm 32$ LSB INL | 2.5 V |
| AD5669RBCPZ-1-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 16$ LSB INL | 1.25 V |
| AD5669RBCPZ-2-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 16$ LSB INL | 2.5 V |
| AD5669RBCPZ-1500R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 16$ LSB INL | 1.25 V |
| AD5669RBCPZ-2500R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead LFCSP | CP-16-17 | Zero | $\pm 16$ LSB INL | 2.5 V |
| AD5669RBCBZ-1-RL7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead WLCSP | CB-16-16 | Zero | $\pm 16$ LSB INL | 1.25 V |
| AD5669RBCBZ-1-R5 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead WLCSP | CB-16-16 | Zero | $\pm 16$ LSB INL | 1.25 V |
| EVAL-AD5629RSDZ |  | Evaluation Board Evaluation Board |  |  |  |  |

[^3]$1^{2} \mathrm{C}$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
5962-8871903MYA 5962-8876601LA AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A
702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2
MCP48FVB24-20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP47FVB04-20E/ST MCP48FEB28T-20E/ST MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24TE/MQ MCP48FVB24T-E/MQ MCP48FVB18T-20E/ST MCP47FEB14T-E/MQ MCP48FVB14T-20E/ST MCP48FEB08T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP48FEB04T-20E/ST MCP47FEB04T-E/MQ MCP48FVB04T-20E/ST MCP47FVB04T20E/ST MCP48CVB18-E/ML MCP48CVB08-E/ML MCP47CMB28-E/ML MCP48CMB18-E/ML MCP48CVB14-E/ML MCP48CMB04E/ML MCP48CMB08-E/ML MCP47CVB04-E/ML MCP47CMB14-E/ML MCP48CMB14-E/ML MCP48CVB28-20E/ST


[^0]:    ${ }^{1}$ Temperature range is $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, typical at $25^{\circ} \mathrm{C}$.
    ${ }^{2}$ Linearity calculated using a reduced code range of the AD5629R (Code 32 to Code 4064) and the AD5669R (Code 512 to 65,024). Output unloaded.
    ${ }^{3}$ Guaranteed by design and characterization; not production tested.
    ${ }^{4}$ Interface inactive. All DACs active. DAC outputs unloaded.
    ${ }^{5}$ All eight DACs powered down.

[^1]:    ${ }^{1}$ Guaranteed by design and characterization; not production tested.
    ${ }^{2}$ See the Terminology section.
    $3^{3}$ Temperature range is $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, typical at $25^{\circ} \mathrm{C}$.

[^2]:    ${ }^{1}$ The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on the EMC behavior of the part.
    ${ }^{2}$ Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode or less than 10 ns for high speed mode.

[^3]:    ${ }^{1} Z=$ RoHS Compliant Part.

