High Speed 12-Bit Monolithic D/A Converters

AD565A

## FEATURES

Single Chip Construction<br>Very High Speed Settling to 1/2 LSB<br>AD565A: 250 ns max<br>AD566A: 350 ns max<br>Full-Scale Switching Time: 30 ns<br>Guaranteed for Operation with $\pm 12 \mathrm{~V}$ (565A) Supplies, with -12 V Supply (AD566A)<br>Linearity Guaranteed Overtemperature 1/2 LSB max (K, T Grades)<br>Monotonicity Guaranteed Overtemperature<br>Low Power: AD566A = 180 mW max; AD565A $=225 \mathrm{~mW}$ max<br>Use with On-Board High Stability Reference (AD565A) or with External Reference (AD566A)<br>\section*{Low Cost}<br>MIL-STD-883-Compliant Versions Available<br>AD566A is obsolete<br>\section*{PRODUCT DESCRIPTION}

The AD565A and AD566A are fast 12-bit digital-to-analog converters that incorporate the latest advances in analog circuit design to achieve high speeds at low cost.
The AD565A and AD566A use 12 precision, high speed bipolar current-steering switches, a control amplifier, and a laser-trimmed thin-film resistor network to produce a very fast, high accuracy analog output current. The AD565A also includes a buried Zener reference that features low noise, long-term stability, and temperature drift characteristics comparable to the best discrete reference diodes.
The combination of performance and flexibility in the AD565A and AD566A has resulted from major innovations in circuit design, an important new high speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565A and AD566A have a $10 \%-90 \%$ full-scale transition time less than 35 ns and settle to within $\pm 1 / 2$ LSB in 250 ns max ( 350 ns for AD566A). Both are laser-trimmed at the wafer level to $\pm 1 / 8$ LSB typical linearity and are specified to $\pm 1 / 4$ LSB max error ( K and T grades) at $+25^{\circ} \mathrm{C}$. High speed and accuracy make the AD565A and AD566A the ideal choice for high speed display drivers as well as for fast analog-to-digital converters.
The laser trimming process that provides the excellent linearity is also used to trim both the absolute value and the temperature coefficient of the reference of the AD565A, resulting in a typical full-scale gain TC of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. When tighter TC performance is required or when a system reference is available, the AD566A may be used with an external reference.

## The AD566A is no longer available.

REV. F
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS


AD565A and AD566A are available in four performance grades. The J and K grades are specified for use over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range while the S and T grades are specified for the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range. The D grades are all packaged in a 24 -lead, hermetically sealed, ceramic, dual-in-line package. The JR grade is packaged in a 28 -lead plastic SOIC.

## PRODUCT HIGHLIGHTS

1. The wide output compliance range of the AD565A and AD566A are ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
2. The devices incorporate a newly developed, fully differential, nonsaturating precision current switching cell structure that combines the dc accuracy and stability first developed in the AD562/AD563 with very fast switching times and an optimally damped settling characteristic.
3. The devices also contain SiCr thin-film application resistors that can be used with an external op amp to provide a precision voltage output or as input resistors for a successiveapproximation $A / D$ converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full-scale and bipolar offset errors.
4. The AD565A and AD566A are available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current /883B data sheet for detailed specifications.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/461-3113
© Analog Devices, Inc., 2015

## 

| Parameter |  AD565AJ  <br> Min Typ  |  |  |  AD565AK <br> Typ Max |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ```DATA INPUTS \({ }^{1}\) (Pins 13 to 24 ) TTL or 5 V CMOS Input Voltage Bit ON Logic " 1 " Bit OFF Logic "0" Logic Current (Each Bit) Bit ON Logic " 1 " Bit OFF Logic "0"``` | 2.0 | $\begin{aligned} & 120 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 0.8 \\ & \\ & 300 \\ & 100 \end{aligned}$ | 2.0 | $\begin{aligned} & 120 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 0.8 \\ & \\ & 300 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| RESOLUTION |  |  | 12 |  |  | 12 | Bits |
| ```OUTPUT Current Unipolar (All Bits On) Bipolar (All Bits On or Off) Resistance (Exclusive of Span Resistors) Offset Unipolar Bipolar (Figure 3, R2 \(=50 \Omega\) Fixed) Capacitance Compliance Voltage \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\)``` | $\begin{aligned} & -1.6 \\ & \pm 0.8 \\ & 6 \end{aligned}$ | $\begin{aligned} & -2.0 \\ & \pm 1.0 \\ & 8 \\ & 0.01 \\ & 0.05 \\ & 25 \end{aligned}$ | $\begin{aligned} & -2.4 \\ & \pm 1.2 \\ & 10 \\ & 0.05 \\ & 0.15 \\ & \\ & +10 \\ & \hline \end{aligned}$ | $\begin{aligned} & -1.6 \\ & \pm 0.8 \\ & 6 \end{aligned}$ | $\begin{aligned} & -2.0 \\ & \pm 1.0 \\ & 8 \\ & 0.01 \\ & 0.05 \\ & 25 \end{aligned}$ | $\begin{aligned} & -2.4 \\ & \pm 1.2 \\ & 10 \\ & 0.05 \\ & 0.1 \\ & \\ & +10 \end{aligned}$ | ```mA mA k\Omega % of F.S. Range % of F.S. Range pF V``` |
| ACCURACY (Error Relative to <br> Full Scale) $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ |  | $\begin{aligned} & \pm 1 / 4 \\ & (0.006) \\ & \pm 1 / 2 \\ & (0.012) \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 1 / 2 \\ & (0.012) \\ & \pm 3 / 4 \\ & (0.018) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \pm 1 / 8 \\ & (0.003) \\ & \pm 1 / 4 \\ & (0.006) \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 0.35 \\ & (0.0084) \\ & \pm 1 / 2 \\ & (0.012) \\ & \hline \end{aligned}$ | LSB <br> \% of F.S. Range <br> LSB <br> \% of F.S. Range |
| ```DIFFERENTIAL NONLINEARITY 25}\mp@subsup{}{}{\circ}\textrm{C T``` | MON | $\pm 1 / 2$ | $\begin{aligned} & \pm 3 / 4 \\ & \text { RANTEED } \end{aligned}$ | MONOTONICITY GUARANTEED |  |  | LSB |
| TEMPERATURE COEFFICIENTS <br> With Internal Reference <br> Unipolar Zero <br> Bipolar Zero <br> Gain (Full Scale) <br> Differential Nonlinearity |  | $\begin{aligned} & 1 \\ & 5 \\ & 15 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 10 \\ & 50 \end{aligned}$ | $\begin{array}{ll} 1 & \mathbf{2} \\ 5 & \mathbf{1 0} \\ 10 & \mathbf{2 0} \end{array}$ |  |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| SETTLING TIME TO $1 / 2$ LSB <br> All Bits ON-to-OFF or OFF-to-ON |  | 250 | 400 |  | 250 | 400 | ns |
| FULL-SCALE TRANSITION $10 \%$ to $90 \%$ Delay plus Rise Time 90\% to 10\% Delay plus Fall Time |  | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ | $\begin{aligned} & 30 \\ & 50 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TEMPERATURE RANGE Operating Storage | $\begin{aligned} & 0 \\ & -65 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & +70 \\ & +150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & -65 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & +70 \\ & +150 \\ & \hline \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| POWER REQUIREMENTS <br> $\mathrm{V}_{\mathrm{CC}},+11.4$ to +16.5 V dc <br> $\mathrm{V}_{\mathrm{EE}},-11.4$ to -16.5 V dc |  | $\begin{aligned} & 3 \\ & -12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5 \\ & -18 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3 \\ & -12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5 \\ & -18 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\begin{aligned} & \hline \text { POWER SUPPLY GAIN SENSITIVITY }{ }^{2} \\ & \mathrm{~V}_{\mathrm{CC}}=+11.4 \text { to }+16.5 \mathrm{~V} \mathrm{dc} \\ & \mathrm{~V}_{\mathrm{EE}}=-11.4 \text { to }-16.5 \mathrm{~V} \mathrm{dc} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 15 \end{aligned}$ | $\begin{aligned} & 10 \\ & 25 \\ & \hline \end{aligned}$ | ppm of F.S./\% ppm of F.S./\% |
| PROGRAMMABLE OUTPUT RANGES (See Figures 2, 3, 4) | $\begin{aligned} & 0 \text { to }+5 \\ & -2.5 \text { to }+2.5 \\ & 0 \text { to }+10 \\ & -5 \text { to }+5 \\ & -10 \text { to }+10 \end{aligned}$ |  |  | $\begin{aligned} & 0 \text { to }+5 \\ & -2.5 \text { to }+2.5 \\ & 0 \text { to }+10 \\ & -5 \text { to }+5 \\ & -10 \text { to }+10 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| EXTERNAL ADJUSTMENTS <br> Gain Error with Fixed $50 \Omega$ Resistor for R2 (Figure 2) <br> Bipolar Zero Error with Fixed $50 \Omega$ Resistor for R1 (Figure 3) Gain Adjustment Range (Figure 2) Bipolar Zero Adjustment Range |  $\pm 0.1$ $\pm 0.25$ <br>  $\pm 0.05$ $\pm 0.15$ <br> $\pm 0.25$   <br> $\pm 0.15$   |  |  |  $\pm 0.1$ $\pm 0.25$ <br>  $\pm 0.05$ $\pm 0.1$ <br> $\pm 0.25$   <br> $\pm 0.15$   |  |  | $\begin{aligned} & \text { \% of F.S. Range } \\ & \% \text { of F.S. Range } \\ & \% \text { of F.S. Range } \\ & \% \text { of F.S. Range } \end{aligned}$ |
| REFERENCE INPUT <br> Input Impedance | 15 | 20 | 25 | 15 | 20 | 25 | $\mathrm{k} \Omega$ |
| REFERENCE OUTPUT <br> Voltage <br> Current (Available for External Loads) ${ }^{3}$ | $\begin{aligned} & 9.90 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10.00 \\ & 2.5 \\ & \hline \end{aligned}$ | 10.10 | $\begin{aligned} & 9.90 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10.00 \\ & 2.5 \\ & \hline \end{aligned}$ | 10.10 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER DISSIPATION |  | 225 | 345 |  | 225 | 345 | mW |

[^0]

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Specification subject to change without notice.

## AD566A-SPES|FINATVNS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{EE}}=-15 \mathrm{~V}\right.$, unless otherwise noted)



## NOTES

${ }^{1}$ The digital input levels are guaranteed but not tested over the temperature range.
${ }^{2}$ The power supply gain sensitivity is tested in reference to a $V_{\text {EE }}$ of -1.5 V dc.
Specifications subject to change without notice.

AD565A


Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.
Specification subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}_{\mathrm{CC}}$ to Power Ground . . . . . . . . . . . . . . . . . . . . . 0 V to +18 V
$\mathrm{V}_{\mathrm{EE}}$ to Power Ground (AD565A) . . . . . . . . . . . . 0 V to -18 V
Voltage on DAC Output (Pin 9) . . . . . . . . . . . -3 V to +12 V
Digital Inputs (Pins 13 to 24) to
Power Ground . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7.0 V
REF IN to Reference Ground . . . . . . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
Bipolar Offset to Reference Ground . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
10 V Span R to Reference Ground . . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
20 V Span R to Reference Ground . . . . . . . . . . . . . . . $\pm 24$ V
REF OUT (AD565A) . . . . . Indefinite Short to Power Ground Momentary Short to $\mathrm{V}_{\mathrm{CC}}$
Power Dissipation . . . . . . . . . . . 1000 mW

## GROUNDING RULES

The AD565A and AD566A use separate reference and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns minimize current flow in low level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD565A/AD566A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS

24-Lead DIP

| NC 1 |  | 24 BIT 1 IN (MSB) |
| :---: | :---: | :---: |
| NC ${ }^{2}$ |  | 23 BIT 2 IN |
| $\mathrm{v}_{\mathrm{cc}}$ |  | 22 BIT 3 IN |
| REF OUT ( $+10 \mathrm{~V} \pm 1 \%$ ) 4 |  | 21 BIT 4 IN |
| REF GND 5 | AD565A | 20 BIT 5 IN |
| REF IN 6 | TOP VIEW | 19 BIT 6 IN |
| $-\mathrm{V}_{\mathrm{EE}}{ }^{7}$ | (Not to Scale) | 18 BIT 7 IN |
| BIPOLAR OFFSET IN |  | 17 BIT 8 IN |
| DAC OUT (-2mA F.S.) |  | 16 BIT 9 IN |
| 10V SPAN R 10 |  | 15 BIT 10 IN |
| 20 V SPAN R 11 |  | 14 BIT 11 IN |
| PWR GND 12 |  | 13 BIT 12 IN (LSB) |
|  | = NO CONNEC |  |

24-Lead DIP


28-Lead SOIC


## CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown in Figures 1, 2, and 3 with the preferred trimming techniques. If a low offset operational amplifier (OP77, AD741L, OP07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below $1 / 2 \mathrm{LSB}$ ). If a $50 \Omega$ fixed resistor is substituted for the $100 \Omega$ trimmer, unipolar zero is typically within $\pm 1 / 2$ LSB (plus op amp offset) and full-scale accuracy is within $0.1 \%$ ( $0.25 \%$ max). Substituting a $50 \Omega$ resistor for the $100 \Omega$ bipolar offset trimmer gives a bipolar zero error typically within $\pm 2$ LSB ( $0.05 \%$ ).
The AD509 is recommended for buffered voltage-output applications that require a settling time to $\pm 1 / 2$ LSB of $1 \mu \mathrm{~s}$. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

FIGURE 1. UNIPOLAR CONFIGURATION
This configuration provides a unipolar 0 V to 10 V output range. In this mode, the bipolar terminal, Pin 8 , should be grounded if not used for trimming.


Figure 1. 0 V to 10 V Unipolar Voltage Output

## STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1 until the output reads $0.000 \mathrm{~V}(1 \mathrm{LSB}=2.44 \mathrm{mV})$. In most cases, this trim is not needed, but Pin 8 should then be connected to Pin 12.

## STEP II . . . GAIN ADJUST

Turn all bits ON and adjust $100 \Omega$ gain trimmer R2 until the output is 9.9976 V . (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V .) If a 10.2375 V full scale is desired (exactly $2.5 \mathrm{mV} / \mathrm{bit}$ ), insert a $120 \Omega$ resistor in series with the gain resistor at Pin 10 to the op amp output.

## FIGURE 2. BIPOLAR CONFIGURATION

This configuration provides a bipolar output voltage from -5.000 V to +4.9976 V , with positive full scale occurring with all bits ON (all 1s).


Figure 2. $\pm 5$ V Bipolar Voltage Output

## STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust $100 \Omega$ trimmer R1 to give -5.000 V output.

## STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust $100 \Omega$ gain trimmer R2 to give a reading of +4.9976 V .
Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

## FIGURE 3. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 V to +5 V range or $\pm 2.5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ bipolar ranges by using the additional $5 \mathrm{k} \Omega$ application resistor provided at the 20 V span R terminal, Pin 11 . For a 5 V span ( 0 V to +5 V , or $\pm 2.5 \mathrm{~V}$ ), the two $5 \mathrm{k} \Omega$ resistors are used in parallel by shorting Pin 11 to Pin 9 and connecting Pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the $\pm 10 \mathrm{~V}$ range ( 20 V span) use the $5 \mathrm{k} \Omega$ resistors in series by connecting only Pin 11 to the op amp output and the bipolar offset connected as shown. The $\pm 10 \mathrm{~V}$ option is shown in Figure 3.


Figure 3. $\pm 10$ V Voltage Output

## CONNECTING THE AD566A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown in Figures 4, 5, and 6 with the preferred trimming techniques. If a low offset operational amplifier (OP77, AD741L, OP07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below $1 / 2 \mathrm{LSB}$ ). If a $50 \Omega$ fixed resistor is substituted for the $100 \Omega$ trimmer, unipolar zero typically is within $\pm 1 / 2$ LSB (plus op amp offset), and full-scale accuracy is within $0.1 \%$ ( $0.25 \%$ max). Substituting a $50 \Omega$ resistor for the $100 \Omega$ bipolar offset trimmer gives a bipolar zero error typically within $\pm 2$ LSB ( $0.05 \%$ ).
The AD509 is recommended for buffered voltage-output applications that require a settling time to $\pm 1 / 2$ LSB of $1 \mu \mathrm{~s}$. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

## FIGURE 4. UNIPOLAR CONFIGURATION

This configuration provides a unipolar 0 V to 10 V output range. In this mode, the bipolar terminal, Pin 7, should be grounded if not used for trimming.


Figure 4. 0 V to 10 V Unipolar Voltage Output

## STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads $0.000 \mathrm{~V}(1 \mathrm{LSB}=2.44 \mathrm{mV})$. In most cases, this trim is not needed, but Pin 7 should then be connected to Pin 12 .

## STEP II . . . GAIN ADJUST

Turn all bits ON and adjust $100 \Omega$ gain trimmer, R2, until the output is 9.9976 V . (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V .) If a 10.2375 V full scale is desired (exactly $2.5 \mathrm{mV} / \mathrm{bit}$ ), insert a $120 \Omega$ resistor in series with the gain resistor at Pin 10 to the op amp output.

## FIGURE 5. BIPOLAR CONFIGURATION

This configuration provides a bipolar output voltage from -5.000 V to +4.9976 V , with positive full scale occurring with all bits ON (all 1s).


Figure 5. $\pm 5$ V Bipolar Voltage Output

## STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust $100 \Omega$ trimmer R1 to give -5.000 output V.

## STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust $100 \Omega$ gain trimmer R2 to give a reading of +4.9976 V .
Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

## AD565A

FIGURE 6. OTHER VOLTAGE RANGES
The AD566A can also be easily configured for a unipolar 0 V to +5 V range or $\pm 2.5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ bipolar ranges by using the additional $5 \mathrm{k} \Omega$ application resistor provided at the 20 V span R terminal, Pin 11 . For a 5 V span ( 0 V to +5 V or $\pm 2.5 \mathrm{~V}$ ), the two $5 \mathrm{k} \Omega$ resistors are used in parallel by shorting Pin 11 to Pin 9 and connecting Pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to $\mathrm{V}_{\mathrm{REF}}$ for the bipolar range. For the $\pm 10 \mathrm{~V}$ range ( 20 V span), use the $5 \mathrm{k} \Omega$ resistors in series by connecting only Pin 11 to the op amp output and the bipolar offset connected as shown. The $\pm 10 \mathrm{~V}$ option is shown in Figure 6.


* THE PARALLEL COMBINATION OF THE BIPOLAR OFFSET RESISTOR AND R3 ESTABLISHES A CURRENT TO BALANCE THE MSB CURRENT. THE EFFECT OF TEMPERATURE COEFFICIENT MISMATCH BETWEEN THE BIPOLAR RESISTOR COMBINATION AND DAC RESISTORS IS THE BIPOLAR RESISTOR COMBIN
EXPANDED ON PREVIOUS PAGE.

Figure 6. $\pm 10$ V Voltage Output

Table I. Digital Input Codes

| DIGITAL INPUT MSB | Straight Binary | ANALOG OUTPUT Offset Binary | Twos Complement* |
| :---: | :---: | :---: | :---: |
| 000000000000 | Zero | -FS | Zero |
| 011111111111 | Mid Scale - 1 LSB | Zero - 1 LSB | +FS - 1 LSB |
| 100000000000 | +1/2 FS | Zero | -FS |
| 111111111111 | +FS - 1 LSB | +FS - 1 LSB | Zero - 1 LSB |

[^1]
## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AE
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 8. 28-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-28)
Dimensions shown in millimeters and (inches)

## AD565A

## ORDERING GUIDE

| Model ${ }^{1,2}$ | Max Gain T.C. (ppm of F.S. ${ }^{\circ} \mathrm{C}$ ) | Temperature Range | Linearity Error Max @ $+25^{\circ} \mathrm{C}$ | Package Description | Package Options |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD565AJD | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | 24-Lead SBDIP | D-24-2 |
| AD565AJR | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | 28-Lead SOIC_W | RW-28 |
| AD565AJRZ | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | 28-Lead SOIC_W | RW-28 |
| AD565AJRZ-REEL | 50 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | 28-Lead SOIC_W | RW-28 |
| AD565AKD | 20 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | 24-Lead SBDIP | D-24-2 |
| AD565ASD | 30 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | 24-Lead SBDIP | D-24-2 |
| AD565ATD | 15 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | 24-Lead SBDIP | D-24-2 |

${ }^{1}$ For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current/883B data sheet.
${ }^{2} Z=$ RoHS Copliant Part.

## REVISION HISTORY

3/15—Rev. E to Rev. F
Added AD566A Obsolete Note ................................................... 1
Updated Outline Dimensions .................................................... 11
Changes to Ordering Guide ....................................................... 12
10/02—Rev. D to Rev. E
Edits to Specifications .. 2
Outline Dimensions Updated ..... 11

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
5962-8871903MYA 5962-8876601LA AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A
702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24-20E/ST MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP47FVB04-20E/ST MCP48FEB28T-20E/ST MCP47FVB04TE/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24T-E/MQ MCP48FVB24T-E/MQ MCP47FEB14T-E/MQ MCP48FVB14T-20E/ST MCP48FEB08T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP48FEB04T-20E/ST MCP47FEB04TE/MQ MCP48FVB04T-20E/ST MCP48CVB18-E/ML MCP48CVB08-E/ML MCP47CMB28-E/ML MCP48CMB18-E/ML MCP48CVB14E/ML MCP48CMB04-E/ML MCP48CMB08-E/ML MCP47CVB04-E/ML MCP47CMB14-E/ML MCP48CMB14-E/ML MCP48CVB2820E/ST MCP47CMB14-20E/ST MCP47CMB04-20E/ST MCP48CVB08-20E/ST MCP48CVB18-20E/ST MCP47CMB04-E/ML


[^0]:    NOTES
    ${ }^{1}$ The digital inputs are guaranteed but not tested over the operating temperature range.
    ${ }^{2}$ The power supply gain sensitivity is tested in reference to a $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}$ of $\pm 15 \mathrm{~V}$ dc.
    ${ }^{3}$ For operation at elevated temperatures, the reference cannot supply current for external loads. It, therefore, should be buffered if additional loads are to be supplied.
    Specifications subject to change without notice.

[^1]:    *Inverts the MSB of the offset binary code with an external inverter to obtain twos complement.

