FEATURES

Eight 8-Bit DACs with Output Amplifiers<br>Operates with Single $+5 \mathrm{~V},+12 \mathrm{~V}$ or +15 V or Dual Supplies<br>$\mu \mathrm{P}$ Compatible (95 ns $\overline{\mathrm{WR}}$ Pulse)<br>No User Trims Required<br>Skinny 24-Pin DIPs, SOIC, and 28-Terminal Surface Mount Packages

## GENERAL DESCRIPTION

The AD 7228A contains eight 8-bit voltage-mode digital-toanalog converters, with output buffer amplifiers and interface logic on a single monolithic chip. No external trims are required to achieve full specified performance for the part.
Separate on-chip latches are provided for each of the eight D/A converters. D ata is transferred into the data latches through a common 8-bit TT L/CM OS (5 V) compatible input port. Address inputs A0, A1 and A2 determine which latch is loaded when $\overline{\mathrm{WR}}$ goes low. The control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 to +10 V when using dual supplies. The part is also specified for single supply +15 V operation using a reference of +10 V and single supply +5 V operation using a reference of +1.23 V . Each output buffer amplifier is capable of developing +10 V across a $2 \mathrm{k} \Omega$ load.

The AD 7228A is fabricated on an all ion-implanted, highspeed, Linear Compatible CM OS (LC²M OS) process which has been specifically developed to integrate high-speed digital logic circuits and precision analog circuits on the same chip.

## REV.B

[^0]FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. Eight DACs and Amplifiers in Small Package

The single-chip design of eight 8-bit DACs and amplifiers allows a dramatic reduction in board space requirements and offers increased reliability in systems using multiple converters. Its pinout is aimed at optimizing board layout with all analog inputs and outputs at one side of the package and all digital inputs at the other.
2. Single or Dual Supply Operation

The voltage-mode configuration of the DAC s allows single supply operation of the AD 7228A. T he part can also be operated with dual supplies giving enhanced performance for some parameters.
3. M icroprocessor Compatibility

The AD 7228A has a common 8-bit data bus with individual DAC latches, providing a versatile control architecture for simple interface to microprocessors. All latch enable signals are level triggered and speed compatible with most high performance 8 -bit microprocessors.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700

Fax: 781/461-3113

## AD7228A- SPECIFICATIONS

DUAL SUPPLY $\begin{aligned} & \left(V_{D D}=10.8 \mathrm{~V} \text { to } 16.5 \mathrm{~V} ; \mathrm{V}_{S S}=-5 \mathrm{~V} \pm 10 \% ; \mathrm{GND}=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+2 \mathrm{~V} \text { to }+10 \mathrm{~V}^{1} ; \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { unless otherwise }\right. \\ & \text { noted.) All specifications } T_{\text {TNI }} \text { to } T_{\text {TMx }} \text { unless otherwise noted. }\end{aligned}$
.

| Parameter | $\begin{aligned} & \text { B } \\ & \text { Version }{ }^{2} \end{aligned}$ | C Version | T Version | U Version | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE Resolution T otal U nadjusted Error ${ }^{3}$ Relative Accuracy Differential N onlinearity Full-Scale Error ${ }^{4}$ Zero Code Error @ $25^{\circ} \mathrm{C}$ $T_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ M inimum Load Resistance | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \pm 25 \\ & \pm 30 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \\ & \pm 15 \\ & \pm 20 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & \\ & \pm 25 \\ & \pm 30 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 1 \\ & \pm 1 / 2 \\ & \pm 15 \\ & \pm 20 \\ & 2 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max <br> $m V$ max <br> $m V$ max <br> $k \Omega$ min | $V_{D D}=+15 \mathrm{~V} \pm 10 \%, V_{\text {REF }}=+10 \mathrm{~V}$ <br> Guaranteed M onotonic <br> Typical tempco is $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ with $\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}$ <br> Typical tempco is $30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}$ |
| REFERENCE INPUT <br> Voltage Range ${ }^{1}$ <br> Input Resistance <br> Input C apacitance ${ }^{5}$ <br> AC Feedthrough | $\begin{aligned} & 2 \text { to } 10 \\ & 2 \\ & 500 \\ & -70 \end{aligned}$ | $\begin{aligned} & 2 \text { to } 10 \\ & 2 \\ & 500 \\ & -70 \end{aligned}$ | $\begin{aligned} & 2 \text { to } 10 \\ & 2 \\ & 500 \\ & -70 \end{aligned}$ | $\begin{aligned} & 2 \text { to } 10 \\ & 2 \\ & 500 \\ & -70 \end{aligned}$ | V min/V max $k \Omega$ min pF max dB typ | Occurs when each DAC is loaded with all 1 s . $\mathrm{V}_{\text {REF }}=8 \mathrm{~V}$ p-p Sine Wave @ 10 kHz |
| DIGITAL INPUTS Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Leakage C urrent Input C apacitance ${ }^{5}$ Input C oding | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 8 \\ & \text { Binary } \\ & \hline \end{aligned}$ | V min <br> $V$ max <br> $\mu \mathrm{A}$ max <br> pF max | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {D }}$ |
| DYNAMIC PERFORMANCE ${ }^{5}$ <br> Voltage Output Slew Rate <br> Voltage Output Settling Time <br> Positive Full-Scale Change <br> N egative Full-Scale C hange <br> Digital Feedthrough <br> Digital C rosstalk ${ }^{6}$ | $\begin{aligned} & 2 \\ & 5 \\ & 5 \\ & 50 \\ & 50 \end{aligned}$ | 2 5 5 5 50 50 | $\begin{aligned} & 2 \\ & \\ & 5 \\ & 5 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \\ & 5 \\ & 50 \\ & 50 \end{aligned}$ | $\mathrm{V} / \mu \mathrm{s} \min$ <br> $\mu \mathrm{s}$ max <br> $\mu \mathrm{s}$ max <br> nV secs typ <br> nV secs typ | $V_{\text {REF }}=+10 \mathrm{~V}$; Settling $T$ ime to $\pm 1 / 2$ LSB <br> $V_{\text {REF }}=+10 \mathrm{~V}$; Settling $T$ ime to $\pm 1 / 2$ LSB <br> Code transition all 0 s to all 1 s . $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$; $\overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}$ <br> Code transition all 0 s to all $1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=+10 \mathrm{~V} ; \overline{\mathrm{WR}}=0 \mathrm{~V}$ |
| POWER SUPPLIES <br> $V_{D D}$ Range <br> $V_{5 S}$ Range <br> IDD <br> @ $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {Max }}$ <br> Iss <br> @ $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\begin{aligned} & 10.8 / 16.5 \\ & -4.5 /-5.5 \\ & 16 \\ & 20 \\ & 14 \\ & 18 \end{aligned}$ | $\begin{aligned} & 10.8 / 16.5 \\ & -4.5 /-5.5 \\ & 16 \\ & 20 \\ & 14 \\ & 18 \end{aligned}$ | $\begin{aligned} & 10.8 / 16.5 \\ & -4.5 /-5.5 \\ & 16 \\ & 22 \\ & 14 \\ & 20 \end{aligned}$ | $\begin{aligned} & 10.8 / 16.5 \\ & -4.5 /-5.5 \\ & 16 \\ & 22 \\ & 14 \\ & 20 \end{aligned}$ | $V \min / V \max$ <br> $V \min / V \max$ <br> mA max <br> mA max <br> mA max <br> mA max | For Specified Performance <br> For Specified Performance <br> O utputs U nloaded; $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ <br> Outputs U nloaded; $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |

SINGLE SUPPLY $\begin{aligned} & \left(V_{D D}=+15 \mathrm{~V} \pm 10 \%, V_{S S} ; G N D=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { unless otherwise noted.) }\right) \\ & \text { All specifications } \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {max }} \text { unless otherwise noted. }\end{aligned}$

| STATIC PERFORMANCE Resolution T otal U nadjusted Error ${ }^{3}$ Differential N onlinearity M inimum L oad Resistance | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 2 \\ & \pm 1 \\ & 2 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 \\ & \hline 2 \end{aligned}\right.$ | Bits LSB max LSB max $\mathrm{k} \Omega$ min | Guaranteed M onotonic $\mathrm{V}_{\text {OUT }}=+10 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE INPUT Input Resistance Input C apacitance ${ }^{5}$ | $\begin{aligned} & 2 \\ & 500 \end{aligned}$ | $\begin{aligned} & 2 \\ & 500 \end{aligned}$ | $\begin{aligned} & 2 \\ & 500 \end{aligned}$ | $\begin{aligned} & 2 \\ & 500 \end{aligned}$ | $k \Omega$ min pF max | Occurs when each DAC is loaded with all 1 s . |
| DIGITAL INPUTS | As per Dual Supply Specifications |  |  |  |  |  |
| DYNAMIC PERFORMANCE ${ }^{5}$ <br> Voltage Output Slew Rate Voltage Output Settling Time Positive Full-Scale C hange Negative Full-Scale Change Digital F eedthrough Digital C rosstalk ${ }^{6}$ | $\begin{aligned} & 2 \\ & \\ & 5 \\ & 7 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2 \\ & \\ & 5 \\ & 7 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 2 \\ & \\ & 5 \\ & 7 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{array}{\|l} 2 \\ 5 \\ 5 \\ 7 \\ 50 \\ 50 \end{array}$ | $\mathrm{V} / \mathrm{\mu s}$ min <br> $\mu \mathrm{s}$ max $\mu \mathrm{s}$ max $n V$ secs typ nV secs typ | Settling Time to $\pm 1 / 2$ LSB <br> Settling Time to $\pm 1 / 2$ LSB <br> Code transition all 0 s to all $1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=0 \mathrm{~V}$; $\overline{\mathrm{WR}}=\mathrm{V}_{\mathrm{DD}}$ <br> Code transition all 0 s to all $1 \mathrm{~s} . \mathrm{V}_{\text {REF }}=+10 \mathrm{~V}, \overline{\mathrm{WR}}=0 \mathrm{~V}$ |
| POWER SUPPLIES <br> $V_{D D}$ Range ID <br> @ $25^{\circ} \mathrm{C}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ | 13.5/16.5 $\begin{aligned} & 16 \\ & 20 \end{aligned}$ | 13.5/16.5 $\begin{aligned} & 16 \\ & 20 \end{aligned}$ | 13.5/16.5 <br> 16 22 | 13.5/16.5 <br> 16 22 | $V \min / V \max$ <br> mA max <br> mA max | For Specified Performance <br> Outputs U nloaded; $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |

## notes

${ }^{1} V_{\text {OUT }}$ must be less than $V_{D D}$ by 3.5 V to ensure correct operation.
${ }^{2}$ T emperature ranges are as follows:
B, C Versions; $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{T}, \mathrm{U}$ Versions; $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{3}$ T otal U nadjusted Error includes zero code error, relative accuracy and full-scale error.
${ }^{4} \mathrm{C}$ alculated after zero code error has been adjusted out.

[^1]+5 V SUPPLY OPERATION $\begin{aligned} & \left(V_{D D}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\text {SSi }}=0 \text { to }-5 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+1.25 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{kR}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, ~\right.\end{aligned}$ unless otherwise noted.) All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.

| Parameter | $\begin{aligned} & \text { B } \\ & \text { Version } \end{aligned}$ | $\begin{aligned} & \text { C } \\ & \text { Version } \end{aligned}$ | $\begin{aligned} & \mathbf{T} \\ & \text { Version } \end{aligned}$ | $\begin{aligned} & \mathbf{U} \\ & \text { Version } \end{aligned}$ | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORM ANCE |  |  |  |  |  |  |
| Resolution | 8 | 8 | 8 | 8 | Bits |  |
| Relative Accuracy | $\pm 2$ | $\pm 2$ | $\pm 2$ | $\pm 2$ | LSB max |  |
| Differential N onlinearity | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB max | G uaranteed M onotonic |
| Full-Scale Error | $\pm 4$ | $\pm 2$ | $\pm 4$ | $\pm 2$ | LSB max |  |
| Zero Code Error |  |  |  |  |  |  |
| @ $25^{\circ} \mathrm{C}$ | $\pm 30$ | $\pm 20$ | $\pm 30$ | $\pm 20$ | $m \mathrm{~V}$ max |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 40$ | $\pm 30$ | $\pm 40$ | $\pm 30$ | mV max |  |
| REFERENCEINPUT |  |  |  |  |  |  |
| Reference Input Range | 1.2 | 1.2 | 1.2 | 1.2 | $V$ min |  |
|  | 1.3 | 1.3 | 1.3 | 1.3 | $\checkmark$ max |  |
| R eference Input Resistance | 2 | 2 | 2 | 2 | $\mathrm{k} \Omega$ min |  |
| Reference Input C apacitance | 500 | 500 | 500 | 500 | pF max |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Positive Supply Range | 4.75/5.25 | 4.75/5.25 | 4.75/5.25 | 4.75/5.25 | $\checkmark \min / \mathrm{V}$ max | For Specified Performance |
| Positive Supply Current |  |  |  |  |  |  |
| @ $25^{\circ} \mathrm{C}$ | 16 | 16 | 16 | 16 | $\mu \mathrm{A}$ max |  |
| $T_{\text {min }}$ to $T_{\text {max }}$ | 20 | 20 | 22 | 22 | $\mu \mathrm{A}$ max |  |
| N egative Supply Current © $25^{\circ} \mathrm{C}$ | 14 | 14 | 14 | 14 |  |  |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ | 18 | 18 | 20 | 20 | $\mu \mathrm{A}$ max |  |

## NOTES

All of the specifications as per Dual Supply Specifications except for negative full-scale settling-time when $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
Specifications subject to change without notice
SWITCHING CHARACTERISTCS ${ }^{1,2}$
(See Figures 1,$2 ; V_{D D}=+5 \mathrm{~V} \pm 5 \%$ or +10.8 V to $+16.5 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V}$ or $-5 \mathrm{~V} \pm 10 \%$ )

| Parameters | Limit at $\mathbf{2 5}^{\circ} \mathrm{C}$ All Grades | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (B, C Versions) | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (T, U Versions) | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 0 | 0 | 0 | $n s$ min | Address to $\overline{\mathrm{WR}}$ Setup Time |
| $\mathrm{t}_{2}$ | 0 | 0 | 0 | $n \mathrm{nmin}$ | Address to $\overline{\mathrm{WR}} \mathrm{H}$ old T ime |
| $\mathrm{t}_{3}$ | 70 | 90 | 100 | $n \mathrm{nmin}$ | D ata Valid to WR Setup T ime |
| $\mathrm{t}_{4}$ | 10 | 10 | 10 | $n \mathrm{nmin}$ | D ata Valid to $\overline{\mathrm{WR}} \mathrm{H}$ old T ime |
| $\mathrm{t}_{5}$ | 95 | 120 | 150 | $n \mathrm{n}$ min | W rite Pulse Width |

## NOTES

${ }^{1}$ Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance. All input rise and fall times measured from $10 \%$ to $90 \%$ of $+5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{~ns}$.
${ }^{2}$ T iming measurement reference level is $\frac{\mathrm{V}_{\text {INH }}+\mathrm{V}_{\text {INL }}}{2}$

## INTERFACE LOGIC INFORMATION

Address lines A0, A1 and A2 select which DAC accepts data from the input port. T ablel shows the selection table for the eight DACs with Figure 1 showing the input control logic. When the $\overline{\mathrm{WR}}$ signal is low, the input latch of the selected DAC is transparent, and its output responds to activity on the data bus. The data is latched into the addressed DAC latch on the rising edge of $\overline{\mathrm{WR}}$. While $\overline{\mathrm{WR}}$ is high, the analog outputs remain at the value corresponding to the data held in their respective latches.

Table I. AD7228A Truth Table

| AD7228A Control Inputs |  |  |  | AD728A |
| :---: | :---: | :---: | :---: | :---: |
| WR | A2 | A1 | A0 | Operation |
| H | X | X | X | No Operation Device N ot Selected |
| L | L | L | L | DAC 1 Transparent |
| 5 | L | L | L | DAC 1 Latched |
| L | L | L | H | DAC 2 Transparent |
| L | L | H | L | DAC 3 Transparent |
| L | L | H | H | DAC 4 T ransparent |
|  | H | L | L | DAC 5 Transparent |
|  | H | , | H | DAC 6 Transparent |
|  | H | H | L | DAC 7 Transparent |
| L | H | H | H | DAC 8 Transparent |

$H=H$ igh State $L=L$ ow State $X=D$ on't C are


Figure 1. Input Control Logic


NOTE:
THE SELECTED INPUT LATCHIS TRANSPARENT WHILE WR IS LOW,
THUS INVALID DATA DURING THIS TIME CAN CAUSE SPURIOUS OUTPUTS
Figure 2. Write Cycle Timing Diagram

| ABSOLUTE MAXIMUM RATINGS ${ }^{\mathbf{1}}$ |  |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V, +17 V |
| $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{S S}$ | -0.3 V, +24 V |
| D igital Input Voltage to GND | . $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\text {Ref }}$ to GND | -0.3V, $\mathrm{V}_{\text {D }}$ |
| $V_{\text {OUt }}$ to GND ${ }^{2}$ | . $\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {DD }}$ |
| Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$ | 1000 mW |
| D erates above $75^{\circ} \mathrm{C}$ by | 2.0 mW/ ${ }^{\circ} \mathrm{C}$ |
| Operating T emperature |  |
| Commercial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Extended . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
${ }^{1}$ Stresses above those listed under "Absolute Maximum Ratings" may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ Outputs may be shorted to any voltage in the range $\mathrm{V}_{5 S}$ to $\mathrm{V}_{D D}$ provided that the
power dissipation of the package is not exceeded. T ypical short circuit current for
a short to GND or $\mathrm{V}_{\mathrm{ss}}$ is 50 mA .

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7228A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## CIRCUIT INFORMATION D/A SECTION

The AD 7228A contains eight identical, 8-bit, voltage-mode digital-to-analog converters. The output voltages from the converters have the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD 7228A allows a reference voltage range from +2 V to +10 V when operated from a $\mathrm{V}_{\mathrm{DD}}$ of +15 V . Each DAC consists of a highly stable, thin-film, R-2R ladder and eight high-speed NM OS switches. The simplified circuit diagram for one channel is shown in Figure 3. $N$ ote that $\mathrm{V}_{\text {REF }}$ and GND are common to all eight DACs.


Figure 3. D/A Simplified Circuit Diagram
The input impedance at the $V_{\text {ref }}$ pin of the AD 7228A is the parallel combination of the eight individual DAC reference input impedances. It is code dependent and can vary from $2 \mathrm{k} \Omega$ to infinity. The lowest input impedance occurs when all eight DACs are loaded with digital code 01010101. T herefore, it is important that the external reference source presents a low output impedance to the $\mathrm{V}_{\text {REF }}$ terminal of the AD 7228A under changing load conditions. Due to transient currents at the reference input during digital code changes a $0.1 \mu \mathrm{~F}$ (or greater) decoupling capacitor is recommended on the $\mathrm{V}_{\text {REF }}$ input for dc applications. The nodal capacitance at the reference terminal is also code dependent and typically varies from 120 pF to 350 pF .
Each $\mathrm{V}_{\text {OUT }}$ pin can be considered as a digitally programmable voltage source with an output voltage:

$$
V_{\text {OUTN }}=D_{N} \cdot V_{\text {REF }}
$$

where $D_{N}$ is a fractional representation of the digital input code and can vary from 0 to 255/256.
The output impedance is that of the output buffer amplifier as described in the following section.

## OP AMP SECTION

Each voltage-mode $\mathrm{D} / \mathrm{A}$ converter output is buffered by a unity gain noninverting CM OS amplifier. This buffer amplifier is tested with a $2 \mathrm{k} \Omega$ and 100 pF load but will typically drive a $2 \mathrm{k} \Omega$ and 500 pF load.

The AD 7228A can be operated single or dual supply. Operating the part from single or dual supplies has no effect on the positivegoing settling time. H owever, the negative-going settling time to voltages near 0 V in single supply will be slightly longer than the settling time for dual supply operation. Additionally, to ensure that the output voltage can go to 0 V in single supply, a transistor on the output acts as a passive pull-down as the output voltage nears 0 V . As a result, the sink capability of the amplifier is reduced as the output voltage nears 0 V in single supply. In dual supply operation, the full sink capability of $400 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$ is maintained over the entire output voltage range. $T$ he single supply output sink capability is shown in Figure 4. T he negative $\mathrm{V}_{\text {SS }}$ also gives improved output amplifier performance allowing an extended input reference voltage range and giving improved slew rate at the output.


Figure 4. Single Supply Sink Current
T he output broadband noise from the amplifier is $300 \mu \mathrm{~V}$ peak-to-peak. Figure 5 shows a plot of noise spectral density versus frequency.


Figure 5. Noise Spectral Density vs. Frequency

## DIGITAL INPUTS

The AD 7228A digital inputs are compatible with either TTL or 5 V CM OS levels. All logic inputs are static-protected M OS gates with typical input currents of less than 1 nA . Internal input protection is achieved by on-chip distributed diodes.

## SUPPLY CURRENT

The AD 7228A has a maximum $I_{D D}$ specification of 22 mA and a maximum $I_{\text {ss }}$ of 20 mA over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. T his maximum current specification is actually determined by the current at $-55^{\circ} \mathrm{C}$. Figure 6 shows a typical plot of power supply current versus temperature.


Figure 6. Power Supply Current vs. Temperature

## APPLYING THIS AD7228A

## UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for each channel of the AD 7228A, with the output voltage having the same positive poIarity as $\mathrm{V}_{\text {REF }}$. Connections for unipolar output operation are shown in Figure 7. The AD 7228A can be operated from single or dual supplies as outlined earlier. The voltage at the reference input must never be negative with respect to GND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. T he code table for unipolar output operation is shown in T able II.


Figure 7. Unipolar Output Circuit

Table II. Unipolar Code Table

| $\begin{aligned} & \hline \text { DAC La } \\ & \text { MSB } \end{aligned}$ | h C ontents LSB | Analog Output |
| :---: | :---: | :---: |
| 1111 | 1111 | $+\mathrm{V}_{\text {Ref }}\left(\frac{255}{256}\right)$ |
| 1000 | 0001 | $+\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 1000 | 0000 | $+\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 0111 | 1111 | $+\mathrm{V}_{\text {Ref }}\left(\frac{127}{256}\right)$ |
| 0000 | 0001 | $+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 0000 | 0000 | 0 V |
| N ote: $1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REF }}\right)\left(2^{-8}\right)=\mathrm{V}_{\text {REF }}$ |  |  |

## BIPOLAR OUTPUT OPERATION

Each of the DACs on the AD 7228A can be individually configured for bipolar output operation. This is possible using one external amplifier and two resistors per channel. Figure 8 shows a circuit used to implement offset binary coding (bipolar operation) with DAC1 of the AD 7228A. In this case

$$
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right) \cdot\left(D_{1} \cdot V_{\text {REF }}\right)-\left(\frac{R 2}{R 1}\right) \cdot\left(V_{\text {REF }}\right)
$$

With R1=R2

$$
V_{\text {OUT }}=\left(2 D_{1}-1\right) \cdot\left(V_{\text {REF }}\right)
$$

where $D_{1}$ is a fractional representation of the digital word in latch 1 of the AD 7228A. ( $0 \leq \mathrm{D}_{1} \leq 255 / 256$ )


Figure 8. Bipolar Output Circuit
Table III. Bipolar Code Table

| DAC Latch Contents |  | Analog Output |
| :---: | :---: | :---: |
| 1111 | 1111 | $+\mathrm{V}_{\text {Ref }}\left(\frac{127}{128}\right)$ |
| 1000 | 0001 | $+\mathrm{V}_{\text {ReF }}\left(\frac{1}{128}\right)$ |
| 1000 | 0000 | 0 V |
| 0111 | 1111 | $-\mathrm{V}_{\text {ReF }}\left(\frac{1}{128}\right)$ |
| 0000 | 0001 | $-\mathrm{V}_{\text {ReF }}\left(\frac{127}{128}\right)$ |
| 0000 | 0000 | $-\mathrm{V}_{\text {REF }}\left(\frac{128}{128}\right)=-\mathrm{V}_{\text {REF }}$ |

M ismatch between R1 and R2 causes gain and offset errors, and therefore, these resistors must match and track over temperature.
O nce again, the AD 7228A can be operated from single supply or from dual supplies. T able III shows the digital code versus output voltage relationship for the circuit of Figure 8 with R1 $=$ R 2 .

## AC REFERENCE SIGNAL

In some applications it may be desirable to have an ac signal applied as the reference input to the AD 7228A. The AD 7228A has multiplying capability within the upper ( +10 V ) and lower $(+2 \mathrm{~V})$ limits of reference voltage when operated with dual supplies. Therefore, ac signals need to be ac coupled and biased up before being applied to the reference input. Figure 9 shows a sine-wave signal applied to the reference input of the AD 7228A. For input frequencies up to 50 kHz , the output distortion typically remains less than $0.1 \%$. The typical 3 dB bandwidth for small signal inputs is 800 kHz .


Figure 9. Applying a AC Signal to the AD7228A

## TIMING DESKEW

A common problem in AT E applications is the slowing or "rounding-off" of signal edges by the time they reach the pin-driver circuitry. This problem can easily be overcome by "squaring-up" the edge at the pin-driver. However, since each edge will not have been "rounded-off" by the same extent, this "squaring-up" could lead to incorrect timing relationship between signals. This effect is shown in Figure 10a.


Figure 10a. Time Skewing Due to Slowing of Edges The circuit of Figure 10b shows how two DACs of the AD 7228A can help in overcoming this problem. The same two signals are applied to this circuit as were applied in Figure 10b. The output of each DAC is applied to one input of a high-speed comparator, and the signals are applied to the other inputs. Varying the output voltage of the DAC effectively varies the trigger point at which the comparator flips. T hus the timing reIationship between the two signals can be programmably corrected (or deskewed) by varying the code to the DAC of the AD 7228A. In a typical application, the code is loaded to the

DAC s for correct timing relationships during the calibration cycle of the instrument.


Figure 10b. AD7228A Timing Deskew Circuit

## COARSE/FINE ADJUST

The DACs on the AD 7228A can be paired together to form a coarse/fine adjust function as indicated in Figure 11. The function is achieved using one external op amp and a few resistors per pair of DACs.
DAC 1 is the most significant or coarse DAC. D ata is first loaded to this DAC to coarsely set the output voltage. DAC 2 is then used to fine tune this output voltage. Varying the ratio of R1 to R2 varies the relative effect of the coarse and fine DAC s on the output voltage. For the resistor values shown, DAC 2 has a resolution of $150 \mu \mathrm{~V}$ in a 10 V output range. Since each D AC on the AD 7228A is guaranteed monotonic, the coarse adjustment and fine adjustment are each monotonic. One application for this is as a set-point controller (see "C ircuit Applications of the AD 7226 Quad CM OS DAC" available from Analog D evices, Publication N umber E873-15-11/84).


Figure 11. Coarse/Fine Adjust Circuit

## SELF-PROGRAMMABLE REFERENCE

The circuit of Figure 12 shows how one DAC of the AD 7228, in this case DAC 1, may be used in a feedback configuration to provide a programmable reference for itself and the other seven converters. The relationship of $\mathrm{V}_{\text {REF }}$ to $\mathrm{V}_{\mathrm{IN}}$ is expressed by

$$
V_{R E F}=\frac{(1+G)}{\left(1+G \cdot D_{1}\right)} \cdot V_{\text {IN }} \quad \text { where } G=R 2 / R 1
$$

Figure 13 shows typical plots of $\mathrm{V}_{\text {REF }}$ versus digital code, $\mathrm{D}_{1}$, for three different values of G . With $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ and $\mathrm{G}=3$ the voltage at the output varies between 2.5 V and 10 V giving an effective 10-bit dynamic range to the other seven converters. For correct operation of the circuit, $\mathrm{V}_{\mathrm{SS}}$ should be -5 V and R1 greater than $6.8 \mathrm{k} \Omega$.


Figure 12. Self-Programmable Reference


Figure 13. Variation of $V_{\text {REF }}$ with Feedback Configuration

## MICROPROCESSOR INTERFACING



Figure 14. AD7228A to 8085A/Z80 Interface


Figure 15. AD7228A to 6809/6502 Interface


Figure 16. AD7228A to 68008 Interface


Figure 17. AD7228A to MCS-51 Interface

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 18. 24-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-24-1)
Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR reference only and are not appropriate for use in design.

Figure 19. 24-Lead Ceramic Dual In-Line Package [CERDIP]


Figure 21. 28-Lead Plastic Leaded Chip Carrier [PLCC]

$$
(P-28)
$$

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | TUE (LSB) | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| AD7228ABN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead PDIP | N-24-1 |
| AD7228ABNZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead PDIP | N-24-1 |
| AD7228ABPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead PLCC | P-28 |
| AD7228ABPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead PLCC | P-28 |
| AD7228ABR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead SOIC_W | RW-24 |
| AD7228ABRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead SOIC_W | RW-24 |
| AD7228ABRZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ max | 24-Lead SOIC_W | RW-24 |
| AD7228ACN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead PDIP | N-24-1 |
| AD7228ACNZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead PDIP | N-24-1 |
| AD7228ACP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead PLCC | P-28 |
| AD7228ACPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead PLCC | P-28 |
| AD7228ACPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead PLCC | P-28 |
| AD7228ACQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead CERDIP | Q-24-1 |
| AD7228ACR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead SOIC_W | RW-24 |
| AD7228ACR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead SOIC_W | RW-24 |
| AD7228ACRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead SOIC_W | RW-24 |
| AD7228ACRZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ max | 24-Lead SOIC_W | RW-24 |

${ }^{1} Z=$ RoHS Compliant Part.

## REVISION HISTORY

## 6/13-Rev. A to Rev. B

Updated Outline Dimensions.......................................................... 9
Changes to Ordering Guide....................................................... 11

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
5962-8871903MYA 5962-8876601LA AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A
702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24-20E/ST MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP47FVB04-20E/ST MCP48FEB28T-20E/ST MCP47FVB04TE/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP48FVB24T-E/MQ MCP47FEB14T-E/MQ MCP48FVB14T-20E/ST MCP48FEB08T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP48FEB04T-20E/ST MCP47FEB04T-E/MQ MCP48FVB04T20E/ST MCP48CVB18-E/ML MCP48CVB08-E/ML MCP47CMB28-E/ML MCP48CMB18-E/ML MCP48CVB14-E/ML MCP48CMB04E/ML MCP48CMB08-E/ML MCP47CVB04-E/ML MCP47CMB14-E/ML MCP48CMB14-E/ML MCP48CVB28-20E/ST MCP47CMB1420E/ST MCP47CMB04-20E/ST MCP48CVB18-20E/ST MCP47CMB04-E/ML MCP47CMB24-20E/ST MCP48CMB04-20E/ST


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    ${ }^{5}$ Sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance.
    ${ }^{6} \mathrm{~T}$ he glitch impulse transferred to the output of one converter (not addressed) due to a change in the digital input code to another addressed converter.
    Specifications subject to change without notice.

