## FEATURES

Wide input range beyond supplies Rugged input overvoltage protection
Low supply current: $\mathbf{2 0 0} \mu \mathrm{A}$ maximum (per amplifier)
Low power dissipation: 0.5 mW at $\mathrm{V}_{\mathrm{s}}=2.5 \mathrm{~V}$
Bandwidth: 1 MHz ( $G=1 / 2$ )
CMRR: 80 dB minimum, dc to 20 kHz (G = $1 / 2$, B Grade)
Low offset voltage drift: $\pm 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum ( B Grade)
Low gain drift: 1 ppm/ ${ }^{\circ} \mathrm{C}$ maximum (B Grade)
Enhanced slew rate: $1.4 \mathrm{~V} / \mu \mathrm{s}$
Wide power supply range
Single supply: 2 V to 36 V
Dual supplies: $\pm 2 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
8-lead SOIC, 14-lead SOIC, and 8-lead MSOP packages
APPLICATIONS
Voltage measurement and monitoring
Current measurement and monitoring
Instrumentation amplifier building block
Portable, battery-powered equipment
Test and measurement

## GENERAL DESCRIPTION

The AD8278 and AD8279 are general-purpose difference amplifiers intended for precision signal conditioning in power critical applications that require both high performance and low power. The AD8278 and AD8279 provide exceptional commonmode rejection ratio ( 80 dB ) and high bandwidth while amplifying input signals that are well beyond the supply rails. The on-chip resistors are laser trimmed for excellent gain accuracy and high CMRR. They also have extremely low gain drift vs. temperature.

The common-mode range of the amplifier extends to almost triple the supply voltage (for $G=1 / 2$ ), making the amplifer ideal for single-supply applications that require a high commonmode voltage range. The internal resistors and ESD circuitry at the inputs also provide overvoltage protection to the op amp.
The AD8278 and AD8279 can be used as difference amplifiers with $\mathrm{G}=1 / 2$ or $\mathrm{G}=2$. They can also be connected in a high precision, single-ended configuration for non inverting and inverting gains of $-1 / 2,-2,+3,+2,+1 \frac{1}{2},+1$, or $+1 / 2$. The AD8278 and AD8279 provide an integrated precision solution that has a smaller size, lower cost, and better performance than a discrete alternative.

The AD8278 and AD8279 operate on single supplies ( 2.0 V to 36 V ) or dual supplies ( $\pm 2 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ ). The maximum quiescent supply current is $200 \mu \mathrm{~A}$, which is ideal for battery-operated and portable systems. For unity-gain difference amplifiers with similar performance, refer to the AD8276 and AD8277 data sheets.

[^0]FUNCTIONAL BLOCK DIAGRAMS


Figure 2. AD8279
Table 1. Difference Amplifiers by Category

| Low <br> Distortion | High Voltage | Current Sensing | Low Power |
| :--- | :--- | :--- | :--- |
| AD8270 | AD628 | AD8202 (U) | AD8276 |
| AD8271 | AD629 | AD8203 (U) | AD8277 |
| AD8273 |  | AD8205 (B) |  |
| AD8274 |  | AD8206 (B) |  |
| AMP03 |  | AD8216 (B) |  |

${ }^{1} \mathrm{U}=$ unidirectional, $\mathrm{B}=$ bidirectional.
The AD8278 is available in the space-saving 8-lead MSOP and SOIC packages, and the AD8279 is offered in a 14-lead SOIC package. Both are specified for performance over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and are fully RoHS compliant.

## AD8278/AD8279

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description .....  1
Functional Block Diagrams .....  1
Revision History ..... 2
Specifications .....  3
Absolute Maximum Ratings ..... 7
Thermal Resistance ..... 7
Maximum Power Dissipation ..... 7
Short-Circuit Current ..... 7
ESD Caution ..... 7
Pin Configurations and Function Descriptions ..... 8
REVISION HISTORY
1/11—Rev. B to Rev. C
Change to Impedance/Differential Parameter, Table 3 ..... 4
Change to Impedance/Differential Parameter, Table 5 ..... 6
4/10-Rev. A to Rev. B
Changed Supply Current Parameters to AD8278 Supply Current
Parameter and AD8279 Supply Current Parameter, Table 5 ..... 6
Updated Outline Dimensions ..... 20
10/09-Rev. 0 to Rev. A
Added AD8279 and 14-Lead SOIC Model ..... Universal
Changes to Features .....  1
Changes to General Description .....  1
Change to Table 2 ..... 3
Typical Performance Characteristics .....  9
Theory of Operation ..... 16
Circuit Information ..... 16
Driving the AD8278 and AD8279 ..... 16
Input Voltage Range ..... 16
Power Supplies ..... 17
Applications Information ..... 18
Configurations ..... 18
Differential Output ..... 19
Instrumentation Amplifier ..... 19
Outline Dimensions ..... 20
Ordering Guide ..... 21
Change to Table 3 .....  4
Change to Table 4 .....  5
Change to Table 5 .....  .6
Added Figure 6 and Table 9 .....  8
Changes to Figure 31 and Figure 32 ..... 13
Changes to Figure 40, Figure 41, and Figure 42 ..... 14
Added Figure 47; Renumbered Sequentially ..... 15
Changes to Figure 51 to Figure 57 ..... 18
Added Differential Output Section ..... 19
Changes to Figure 59 ..... 19
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 21

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ connected to ground, $\mathrm{G}=1 / 2$ difference amplifier configuration, unless otherwise noted.

Table 2.

| Parameter | Conditions | G = $1 / 2$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Grade B |  |  | Grade A |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| System Offset ${ }^{1}$ |  |  | 50 | 100 |  | 50 | 250 | $\mu \mathrm{V}$ |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 100 |  |  | 250 | $\mu \mathrm{V}$ |
| vs. Power Supply | $\mathrm{V}_{\mathrm{s}}= \pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  |  | 2.5 |  |  | 5 | $\mu \mathrm{V} / \mathrm{V}$ |
| Average Temperature Coefficient | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  | 0.3 | 1 |  | 2 | 5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Common-Mode Rejection Ratio (RTI) | $\begin{aligned} & \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{cm}}= \pm 27 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{s}}=0 \Omega \end{aligned}$ | 80 |  |  | 74 |  |  | dB |
| Input Voltage Range ${ }^{2}$ |  | $-3\left(V_{s}+0.1\right)$ |  | $+3\left(V_{s}-1.5\right)$ | $-3\left(V_{s}+0.1\right)$ |  | $+3\left(V_{5}-1.5\right)$ | V |
| Impedance ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Differential |  |  | 120 |  |  | 120 |  | $\mathrm{k} \Omega$ |
| Common Mode |  |  | 30 |  |  | 30 |  | $\mathrm{k} \Omega$ |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |
| Bandwidth |  |  | 1 |  |  | 1 |  | MHz |
| Slew Rate |  | 1.1 | 1.4 |  | 1.1 | 1.4 |  | V/ $/ \mathrm{s}$ |
| Channel Separation | $\mathrm{f}=1 \mathrm{kHz}$ |  | 130 |  |  | 130 |  | dB |
| Settling Time to 0.01\% | 10 V step on output, |  |  |  |  |  |  |  |
| Setling Time $0.01 \%$ | $C_{L}=100 \mathrm{pF}$ |  |  | 9 |  |  | 9 | $\mu \mathrm{s}$ |
| Settling Time to 0.001\% |  |  |  | 10 |  |  | 10 | $\mu \mathrm{s}$ |
| GAIN |  |  |  |  |  |  |  |  |
| Gain Error |  |  | 0.005 | 0.02 |  | 0.01 | 0.05 |  |
| Gain Drift | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | , |  |  | 5 | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain Nonlinearity | $\mathrm{V}_{\text {out }}=20 \mathrm{Vp-p}$ |  |  |  |  |  |  | ppm |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Output Voltage Swing ${ }^{4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $-\mathrm{V}_{\mathrm{s}}+0.2$ |  | $+\mathrm{V}_{5}-0.2$ | $-\mathrm{V}_{\mathrm{s}}+0.2$ |  | $+\mathrm{V}_{5}-0.2$ |  |
| Short-Circuit Current Limit |  |  | $\pm 15$ |  |  | $\pm 15$ |  | $\mathrm{mA}$ |
| Capacitive Load Drive |  |  |  |  |  |  |  |  |
| NOISE ${ }^{5}$ |  |  |  |  |  |  |  |  |
| Output Voltage Noise | $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz |  | 1.4 |  |  | 1.4 |  |  |
|  | $\mathrm{f}=1 \mathrm{kHz}$ |  |  | 50 |  |  | 50 | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| POWER SUPPLY ${ }^{6}$ |  |  |  |  |  |  |  |  |
| AD8278 Supply Current |  |  |  | 200 |  |  | 200 | $\mu \mathrm{A}$ |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 250 |  |  | 250 | $\mu \mathrm{A}$ |
| AD8279 Supply Current |  |  | 300 | 350 |  | 300 | 350 | $\mu \mathrm{A}$ |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 400 |  |  | 400 | $\mu \mathrm{A}$ |
| Operating Voltage Range ${ }^{7}$ |  | $\pm 2$ |  | $\pm 18$ | $\pm 2$ |  | $\pm 18$ |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Operating Range |  | -40 |  | +125 | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

[^1]
## AD8278/AD8279

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ connected to ground, $\mathrm{G}=2$ difference amplifier configuration, unless otherwise noted.

Table 3.

${ }^{1}$ Includes input bias and offset current errors, RTO (referred to output).
${ }^{2}$ The input voltage range may also be limited by absolute maximum input voltage or by the output swing. See the Input Voltage Range section for details.
${ }^{3}$ Internal resistors are trimmed to be ratio matched and have $\pm 20 \%$ absolute accuracy.
${ }^{4}$ Output voltage swing varies with supply voltage and temperature. See Figure 22 through Figure 25 for details.
${ }^{5}$ Includes amplifier voltage and current noise, as well as noise from internal resistors.
${ }^{6}$ Supply current varies with supply voltage and temperature. See Figure 26 and Figure 28 for details.
${ }^{7}$ Unbalanced dual supplies can be used, such as $-\mathrm{V}_{\mathrm{s}}=-0.5 \mathrm{~V}$ and $+\mathrm{V}_{\mathrm{s}}=+2 \mathrm{~V}$. The positive supply rail must be at least 2 V above the negative supply and reference voltage.
$\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}$ to $< \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ midsupply, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ connected to midsupply, $\mathrm{G}=1 / 2$ difference amplifier configuration, unless otherwise noted.

Table 4.


[^2]
## AD8278/AD8279

$\mathrm{V}_{\mathrm{S}}=+2.7 \mathrm{~V}$ to $< \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=$ midsupply, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ connected to midsupply, $\mathrm{G}=2$ difference amplifier configuration, unless otherwise noted.

Table 5.


[^3]
## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Maximum Voltage at Any Input Pin | $-\mathrm{V}_{\mathrm{S}}+40 \mathrm{~V}$ |
| Minimum Voltage at Any Input Pin | $+\mathrm{V}_{\mathrm{S}}-40 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Specified Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Package Glass Transition Temperature $\left(\mathrm{T}_{\mathrm{G}}\right)$ | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

The $\theta_{\mathrm{JA}}$ values in Table 7 assume a 4-layer JEDEC standard board with zero airflow.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead MSOP | 135 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead SOIC | 121 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead SOIC | 105 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## MAXIMUM POWER DISSIPATION

The maximum safe power dissipation for the AD8278 and AD8279 are limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of $150^{\circ} \mathrm{C}$ for an extended period may result in a loss of functionality.


Figure 3. Maximum Power Dissipation vs. Ambient Temperature

## SHORT-CIRCUIT CURRENT

The AD8278 and AD8279 have built-in, short-circuit protection that limits the output current (see Figure 29 for more information). While the short-circuit condition itself does not damage the part, the heat generated by the condition can cause the part to exceed its maximum junction temperature, with corresponding negative effects on reliability. Figure 3 and Figure 29, combined with knowledge of the supply voltages and ambient temperature of the part, can be used to determine whether a short circuit will cause the part to exceed its maximum junction temperature.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## AD8278/AD8279

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. MSOP Pin Configuration


Figure 5. SOIC Pin Configuration

Table 8. AD8278 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | REF | Reference Voltage Input. |
| 2 | - IN | Inverting Input. |
| 3 | + IN | Noninverting Input. |
| 4 | - VS | Negative Supply. |
| 5 | SENSE | Sense Terminal. |
| 6 | OUT | Output. |
| 7 | + VS | Positive Supply. |
| 8 | NC | No Connect. |



Figure 6. 14-Lead SOIC Pin Configuration
Table 9. AD8279 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | NC | No Connect. |
| 2 | - INA | Channel A Inverting Input. |
| 3 | + INA | Channel A Noninverting Input. |
| 4 | - VS | Negative Supply. |
| 5 | + INB | Channel B Noninverting Input. |
| 6 | - INB | Channel B Inverting Input. |
| 7 | NC | No Connect. |
| 8 | REFB | Channel B Reference Voltage Input. |
| 9 | OUTB | Channel B Output. |
| 10 | SENSEB | Channel B Sense Terminal. |
| 11 | +VS | Positive Supply. |
| 12 | SENSEA | Channel A Sense Terminal. |
| 13 | OUTA | Channel A Output. |
| 14 | REFA | Channel A Reference Voltage Input. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ connected to ground, $\mathrm{G}=1 / 2$ difference amplifier configuration, unless otherwise noted.


Figure 7. Distribution of Typical System Offset Voltage, $G=2$


Figure 8. Distribution of Typical Common-Mode Rejection, $G=2$


Figure 9. CMRR vs. Temperature, Normalized at $25^{\circ} \mathrm{C}, \mathrm{G}=1 / 2$


Figure 10. System Offset vs. Temperature, Normalized at $25^{\circ}, G=1 / 2$


Figure 11. Gain Error vs. Temperature, Normalized at $25^{\circ} \mathrm{C}, \mathrm{G}=1 / 2$


Figure 12. Input Common-Mode Voltage vs. Output Voltage, $\pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Supplies, $\mathrm{G}=1 / 2$

## AD8278/AD8279



Figure 13. Input Common-Mode Voltage vs. Output Voltage, 5 V and 2.7 V Supplies, $V_{\text {REF }}=$ Midsupply, $G=1 / 2$


Figure 14. Input Common-Mode Voltage vs. Output Voltage, 5 V and 2.7 V Supplies, $V_{\text {REF }}=0 \mathrm{~V}, G=1 / 2$


Figure 15. Input Common-Mode Voltage vs. Output Voltage, $\pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ Supplies, $G=2$


Figure 16. Input Common-Mode Voltage vs. Output Voltage, 5 V and 2.7 V Supplies, $V_{\text {REF }}=$ Midsupply, $G=2$


Figure 17. Input Common-Mode Voltage vs. Output Voltage, 5 V and 2.7 V Supplies, $V_{\text {REF }}=0 V, G=2$


Figure 18. Gain vs. Frequency, $\pm 15$ V Supplies


Figure 19. Gain vs. Frequency, +2.7 V Single Supply


Figure 20. CMRR vs. Frequency


Figure 21. PSRR vs. Frequency


Figure 22. Output Voltage Swing vs. Supply Voltage and Temperature, $R_{L}=10 \mathrm{k} \Omega$


Figure 23. Output Voltage Swing vs. Supply Voltage and Temperature, $R_{L}=2 \mathrm{k} \Omega$


Figure 24. Output Voltage Swing vs. $R_{L}$ and Temperature, $V_{S}= \pm 15 \mathrm{~V}$

## AD8278/AD8279



Figure 25. Output Voltage Swing vs. Iout and Temperature, $V_{S}= \pm 15 \mathrm{~V}$


Figure 26. Supply Current per Channel vs. Dual-Supply Voltage, $V_{I N}=0 \mathrm{~V}$


Figure 27. Supply Current per Channel vs. Single-Supply Voltage, $V_{I N}=0$ V, $V_{\text {REF }}=O V$


Figure 28. Supply Current per Channel vs. Temperature


Figure 29. Short-Circuit Current per Channel vs. Temperature


Figure 30. Slew Rate vs. Temperature, $V_{I N}=20 \mathrm{Vp}-\mathrm{p}, 1 \mathrm{kHz}$


Figure 31. Gain Nonlinearity, $V_{S}= \pm 15 \mathrm{~V}, R_{L} \geq 2 \mathrm{k} \Omega, G=1 / 2$


Figure 32. Gain Nonlinearity, $V_{S}= \pm 15 \mathrm{~V}, R_{L} \geq 2 \mathrm{k} \Omega, G=2$


Figure 33. Large Signal Pulse Response and Settling Time, 10 V Step, $V_{S}= \pm 15 \mathrm{~V}, \mathrm{G}=1 / 2$


Figure 34. Large Signal Pulse Response and Settling Time, 2 V Step, $V_{S}=2.7 \mathrm{~V}, G=1 / 2$


Figure 35. Large Signal Pulse Response and Settling Time, 10 V Step, $V_{S}= \pm 15 \mathrm{~V}, \mathrm{G}=2$


Figure 36. Large Signal Pulse Response and Settling Time, 2 V Step, $V_{s}=2.7 \mathrm{~V}$

## AD8278/AD8279



Figure 37. Large Signal Step Response, $G=1 / 2$


Figure 38. Large Signal Step Response, G=2


Figure 39. Maximum Output Voltage vs. Frequency, $V_{s}= \pm 15 \mathrm{~V}, \pm 5 \mathrm{~V}$


Figure 40. Maximum Output Voltage vs. Frequency, Vs $=5 \mathrm{~V}, 2.7 \mathrm{~V}$


Figure 41. Small Signal Step Response for Various Capacitive Loads, G=½


Figure 42. Small Signal Step Response for Various Capacitive Loads, G $=2$


Figure 43. Small Signal Overshoot vs. Capacitive Load, $R_{L} \geq 2 k \Omega, G=1 / 2$


Figure 44. Small Signal Overshoot vs. Capacitive Load, $R_{L} \geq 2 \mathrm{k} \Omega, G=2$


Figure 45. Voltage Noise Density vs. Frequency


Figure 46. 0.1 Hz to 10 Hz Voltage Noise


Figure 47. Channel Separation

## AD8278/AD8279

## THEORY OF OPERATION

## CIRCUIT INFORMATION

Each channel of the AD8278 and AD8279 consists of a low power, low noise op amp and four laser-trimmed on-chip resistors. These resistors can be externally connected to make a variety of amplifier configurations, including difference, noninverting, and inverting configurations. Taking advantage of the integrated resistors of the AD8278 and AD8279 provides the designer with several benefits over a discrete design, including smaller size, lower cost, and better ac and dc performance.


Figure 48. Functional Block Diagram

## DC Performance

Much of the dc performance of op amp circuits depends on the accuracy of the surrounding resistors. Using superposition to analyze a typical difference amplifier circuit, as is shown in Figure 49, the output voltage is found to be

$$
V_{\text {OUT }}=V_{I N+}\left(\frac{R 2}{R 1+R 2}\right)\left(1+\frac{R 4}{R 3}\right)-V_{I N-}\left(\frac{R 4}{R 3}\right)
$$

This equation demonstrates that the gain accuracy and commonmode rejection ratio of the AD8278 and AD8279 is determined primarily by the matching of resistor ratios. Even a $0.1 \%$ mismatch in one resistor degrades the CMRR to 69 dB for a $\mathrm{G}=2$ difference amplifier.

The difference amplifier output voltage equation can be reduced to

$$
V_{O U T}=\frac{R 4}{R 3}\left(V_{I N+}-V_{I N-}\right)
$$

as long as the following ratio of the resistors is tightly matched:

$$
\frac{R 2}{R 1}=\frac{R 4}{R 3}
$$

The resistors on the AD8278 and AD8279 are laser trimmed to match accurately. As a result, the AD8278 and AD8279 provide superior performance over a discrete solution, enabling better CMRR, gain accuracy, and gain drift, even over a wide temperature range.

## AC Performance

Component sizes and trace lengths are much smaller in an IC than on a PCB; therefore, the corresponding parasitic elements are also smaller. This results in better ac performance of the AD8278 and AD8279. For example, the positive and negative input terminals of the AD8278 and AD8279 op amps are intentionally not pinned out. By not connecting these nodes to the traces on the PCB, their capacitance remains low and balanced, resulting in improved loop stability and excellent common-mode rejection over frequency.

## DRIVING THE AD8278 AND AD8279

Care should be taken to drive the AD8278 and AD8279 with a low impedance source, for example, another amplifier. Source resistance of even a few kilohms ( $\mathrm{k} \Omega$ ) can unbalance the resistor ratios and, therefore, significantly degrade the gain accuracy and common-mode rejection of the AD8278 and AD8279. Because all configurations present several kilohms ( $\mathrm{k} \Omega$ ) of input resistance, the AD8278 and AD8279 do not require a high current drive from the source and are easy to drive.

## INPUT VOLTAGE RANGE

The AD8278 and AD8279 are able to measure input voltages beyond the supply rails. The internal resistors divide down the voltage before it reaches the internal op amp and provide protection to the op amp inputs. Figure 49 shows an example of how the voltage division works in a difference amplifier configuration. For the AD8278 and AD8279 to measure correctly, the input voltages at the input nodes of the internal op amp must stay below 1.5 V of the positive supply rail and can exceed the negative supply rail by 0.1 V . Refer to the Power Supplies section for more details.


Figure 49. Voltage Division in the Difference Amplifier Configuration
The AD8278 and AD8279 have integrated ESD diodes at the inputs that provide overvoltage protection. This feature simplifies system design by eliminating the need for additional external protection circuitry and enables a more robust system.
The voltages at any of the inputs of the parts can safely range from $+V_{s}-40 \mathrm{~V}$ up to $-\mathrm{V}_{\mathrm{s}}+40 \mathrm{~V}$. For example, on $\pm 10 \mathrm{~V}$ supplies, input voltages can go as high as $\pm 30 \mathrm{~V}$. Care should be taken to not exceed the $+\mathrm{V}_{\mathrm{s}}-40 \mathrm{~V}$ to $-\mathrm{V}_{\mathrm{s}}+40 \mathrm{~V}$ input limits to avoid damaging the parts.

## POWER SUPPLIES

The AD8278 and AD8279 operate extremely well over a very wide range of supply voltages. They can operate on a single supply as low as 2 V and as high as 36 V , under appropriate setup conditions.

For best performance, the user should ensure that the internal op amp is biased correctly. The internal input terminals of the op amp must have sufficient voltage headroom to operate properly. Proper operation of the part requires at least 1.5 V between the positive supply rail and the op amp input terminals. This relationship is expressed in the following equation:

$$
\frac{R 1}{R 1+R 2} V_{R E F}<+V_{S}-1.5 \mathrm{~V}
$$

For example, when operating on $\mathrm{a}+\mathrm{V}_{s}=2 \mathrm{~V}$ single supply and $V_{\text {ref }}=0 \mathrm{~V}$, it can be seen from Figure 50 that the op amp input terminals are biased at 0 V , allowing more than the required 1.5 V headroom. However, if $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ under the same conditions, the input terminals of the op amp are biased at $0.66 \mathrm{~V}(\mathrm{G}=1 / 2)$. Now the op amp does not have the required 1.5 V headroom and cannot function. Therefore, the user must increase the supply voltage or decrease $\mathrm{V}_{\text {REF }}$ to restore proper operation.

The AD8278 and AD8279 are typically specified at single and dual supplies, but they can be used with unbalanced supplies as well; for example, $-\mathrm{V}_{s}=-5 \mathrm{~V},+\mathrm{V}_{s}=+20 \mathrm{~V}$. The difference between the two supplies must be kept below 36 V . The positive supply rail must be at least 2 V above the negative supply.


Figure 50. Ensure Sufficient Voltage Headroom on the Internal Op Amp Inputs

Use a stable dc voltage to power the AD8278 and AD8279. Noise on the supply pins can adversely affect performance. Place a bypass capacitor of $0.1 \mu \mathrm{~F}$ between each supply pin and ground, as close as possible to each supply pin. Use a tantalum capacitor of $10 \mu \mathrm{~F}$ between each supply and ground. It can be farther away from the supply pins and, typically, it can be shared by other precision integrated circuits.

## AD8278/AD8279

## APPLICATIONS INFORMATION

## CONFIGURATIONS

The AD8278 and AD8279 can be configured in several ways (see Figure 51 to Figure 57). These configurations have excellent gain accuracy and gain drift because they rely on the internal matched resistors. Note that Figure 53 shows the AD8278 and AD8279 as difference amplifiers with a midsupply reference voltage at the noninverting input. This allows the AD8278 and AD8279 to be used as a level shifter, which is appropriate in single-supply applications that are referenced to midsupply. Table 10 lists several single-ended amplifier configurations that are not illustrated.


Figure 51. Difference Amplifier, Gain $=1 / 2$


Figure 52. Difference Amplifier, Gain = 2



Figure 54. Difference Amplifier, Gain $=2$, Referenced to Midsupply


Figure 55. Inverting Amplifier, Gain $=-1 / 2$


Figure 56. Noninverting Amplifier, Gain $=1.5$


Figure 57. Noninverting Amplifier, Gain $=2$

Figure 53. Difference Amplifier, Gain $=1 / 2$, Referenced to Midsupply
Table 10. AD8278 Difference and Single-Ended Amplifier Configurations

| Amplifier Configuration | Signal Gain | Pin 1 (REF) | Pin 2 (VIN-) | Pin $\mathbf{3}$ (VIN+) | Pin 5 (SENSE) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Difference Amplifier | $+1 / 2$ | GND | IN- | IN+ | OUT |
| Difference Amplifier | +2 | IN + | OUT | GND | IN- |
| Single-Ended Inverting Amplifier | $-1 / 2$ | GND | IN | GND | OUT |
| Single-Ended Inverting Amplifier | -2 | GND | OUT | GND | IN |
| Single-Ended Noninverting Amplifier | $+3 / 2$ | IN | GND | IN | OUT |
| Single-Ended Noninverting Amplifier | +3 | IN | OUT | IN | GND |
| Single-Ended Noninverting Amplifier | $+1 / 2$ | GND | GND | IN | OUT |
| Single-Ended Noninverting Amplifier | +1 | IN | GND | GND | OUT |
| Single-Ended Noninverting Amplifier | +1 | GND | OUT | IN | GND |
| Single-Ended Noninverting Amplifier | +2 | IN | OUT | GND | GND |

The reference must be driven with a low impedance source to maintain the internal resistor ratio. An example using the low power, low noise OP1177 as a reference is shown in Figure 58.


Figure 58. Driving the Reference Pin

## DIFFERENTIAL OUTPUT

The two difference amplifiers of the AD8279 can be configured to provide a differential output, as shown in Figure 59. This differential output configuration is suitable for various applications, such as strain gage excitation and single-ended-to-differential conversion. The differential output voltage has a gain twice that of a single AD8279 channel, as shown in the following equation:

$$
V_{\text {DIFF_OUT }}=V_{+ \text {OUUT }}-V_{- \text {-OUT }}=2 \times \mathrm{G}_{\text {AD8279 }} \times\left(V_{I N+}-V_{I N-}\right)
$$

If the AD8279 amplifiers are each configured for $\mathrm{G}=1 / 2$, the differential gain is $1 \times$; if the AD8279 amplifiers are each configured for $G=2$, the differential gain is $4 \times$.


Figure 59. AD8279 Differential Output $G=4$ Configuration

## INSTRUMENTATION AMPLIFIER

The AD8278 and AD8279 can be used as building blocks for a low power, low cost instrumentation amplifier. An instrumentation amplifier provides high impedance inputs and delivers high common-mode rejection. Combining the AD8278 with an Analog Devices, Inc., low power amplifier (see Table 11) creates a precise, power efficient voltage measurement solution suitable for power critical systems.


Figure 60. Low Power Precision Instrumentation Amplifier
Table 11. Low Power Op Amps

| Op Amp (A1, A2) | Features |
| :--- | :--- |
| AD8506 | Dual micropower op amp |
| AD8607 | Precision dual micropower op amp |
| AD8617 | Low cost CMOS micropower op amp |
| AD8667 | Dual precision CMOS micropower op amp |

It is preferable to use dual op amps for the high impedance inputs because they have better matched performance and track each other over temperature. The AD8278 and AD8279 difference amplifiers cancel out common-mode errors from the input op amps, if they track each other. The differential gain accuracy of the in-amp is proportional to how well the input feedback resistors $\left(\mathrm{R}_{\mathrm{F}}\right)$ match each other. The CMRR of the in-amp increases as the differential gain is increased $\left(1+2 \mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)$, but a higher gain also reduces the common-mode voltage range.

Refer to A Designer's Guide to Instrumentation Amplifiers for more design ideas and considerations at www.analog.com, under Technical Documentation.

## AD8278/AD8279

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 61. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 62. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 63. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD8278ARZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8278ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |  |
| AD8278ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 13" Tape and Reel | R-8 |  |
| AD8278BRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8278BRZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |  |
| AD8278BRZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 13" Tape and Reel | R-8 |  |
| AD8278ARMZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | Y21 |
| AD8278ARMZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 7" Tape and Reel | RM-8 | Y21 |
| AD8278ARMZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 13" Tape and Reel | RM-8 | Y21 |
| AD8278BRMZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | Y22 |
| AD8278BRMZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 7" Tape and Reel | RM-8 | Y22 |
| AD8278BRMZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 13" Tape and Reel | RM-8 | Y22 |
| AD8279ARZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N | R-14 |  |
| AD8279ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N, 7" Tape and Reel | R-14 |  |
| AD8279ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N, 13" Tape and Reel | R-14 |  |
| AD8279BRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N | R-14 |  |
| AD8279BRZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N, 7" Tape and Reel | R-14 |  |
| AD8279BRZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead SOIC_N, 13" Tape and Reel | R-14 |  |

[^4]
## AD8278/AD8279

NOTES

NOTES

## AD8278/AD8279

## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Amplifier IC Development Tools category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
EVAL-ADCMP566BCPZ EVAL-ADCMP606BKSZ AD8013AR-14-EBZ AD8033AKS-EBZ AD8044AR-EBZ AD8225-EVALZ ADA4859-3ACP-EBZ ADA4862-3YR-EBZ DEM-OPA-SO-2B AD744JR-EBZ AD8023AR-EBZ AD8030ARJ-EBZ AD8040ARU-EBZ AD8073JR-EBZ AD813AR-14-EBZ AD848JR-EBZ ADA4858-3ACP-EBZ ADA4922-1ACP-EBZ 551600075-001/NOPB DEM-OPA-SO2E THS7374EVM EVAL-ADCMP553BRMZ EVAL-ADCMP608BKSZ MIOP 42109 EVAL-ADCMP609BRMZ MAX9928EVKIT+ MAX9636EVKIT+ MAX9611EVKIT MAX9937EVKIT+ MAX9934TEVKIT+ MAX44290EVKIT\# MAX2644EVKIT MAX2634EVKIT MAX4073EVKIT+ DEM-OPA-SO-2C ISL28158EVAL1Z MAX40003EVKIT\# MAX2473EVKIT MAX2472EVKIT MAX4223EVKIT MAX9700BEVKIT MADL-011014-001SMB DC1685A DEM-OPA-SO-2D MAX2670EVKIT\# DEM-OPA-SO-1E AD8137YCP-EBZ EVAL-ADA4523-1ARMZ MAX44242EVKIT\# EVAL-LT5401_32FDAZ


[^0]:    Rev. C
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ Includes input bias and offset current errors, RTO (referred to output),
    ${ }^{2}$ The input voltage range may also be limited by absolute maximum input voltage or by the output swing. See the Input Voltage Range for details.
    ${ }^{3}$ Internal resistors are trimmed to be ratio matched and have $\pm 20 \%$ absolute accuracy.
    ${ }^{4}$ Output voltage swing varies with supply voltage and temperature. See Figure 22 through Figure 25 for details.
    ${ }^{5}$ Includes amplifier voltage and current noise, as well as noise from internal resistors.
    ${ }^{6}$ Supply current varies with supply voltage and temperature. See Figure 26 and Figure 28 for details.
    ${ }^{7}$ Unbalanced dual supplies can be used, such as $-\mathrm{V}_{\mathrm{S}}=-0.5 \mathrm{~V}$ and $+\mathrm{V}_{\mathrm{s}}=+2 \mathrm{~V}$. The positive supply rail must be at least 2 V above the negative supply and reference voltage.

[^2]:    ${ }^{1}$ Includes input bias and offset current errors, RTO (referred to output).
    ${ }^{2}$ The input voltage range may also be limited by absolute maximum input voltage or by the output swing. See the Input Voltage Range section for details.
    ${ }^{3}$ Internal resistors are trimmed to be ratio matched and have $\pm 20 \%$ absolute accuracy.
    ${ }^{4}$ Output voltage swing varies with supply voltage and temperature. See Figure 22 through Figure 25 for details.
    ${ }^{5}$ Includes amplifier voltage and current noise, as well as noise from internal resistors.
    ${ }^{6}$ Supply current varies with supply voltage and temperature. See Figure 27 and Figure 28 for details.

[^3]:    ' Includes input bias and offset current errors, RTO (referred to output).
    ${ }^{2}$ The input voltage range may also be limited by absolute maximum input voltage or by the output swing. See the Input Voltage Range section for details.
    Internal resistors are trimmed to be ratio matched and have $\pm 20 \%$ absolute accuracy.
    ${ }^{4}$ Output voltage swing varies with supply voltage and temperature. See Figure 22 through Figure 25 for details.
    ${ }^{5}$ Includes amplifier voltage and current noise, as well as noise from internal resistors.
    ${ }^{6}$ Supply current varies with supply voltage and temperature. See Figure 27 and Figure 28 for details.

[^4]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

