# 16-Channel, 125 MHz Bandwidth, JESD204B Analog-to-Digital Converter 

## Data Sheet

## FEATURES

### 1.0 V and 1.8 V supply operation

125 MHz usable analog input bandwidth
Sample rate up to 2 GSPS
Noise spectral density in 100 MHz bandwidth =
-145 dBFS/Hz, 2.0 GSPS encode
SNR = 66 dBFS in 100 MHz bandwidth, 2.0 GSPS encode
SNR = 82 dBFS in 15.625 MHz bandwidth, 2.0 GSPS encode
SFDR = $\mathbf{6 0 ~ d B c}$ in 100 MHz bandwidth, 2.0 GSPS encode
SFDR = 80 dBc in 15.625 MHz bandwidth, 2.0 GSPS encode 90 mW total power per channel at 2.0 GSPS (default settings)
Flexible input range: 0.5 V p-p to 2 V p-p differential 90 dB channel crosstalk, 2.0 GSPS encode
Digital processor
CIC decimation filter
Programmable DDC
Data gating
JESD204B Subclass 1 encoded outputs
Supports up to 16 Gbps/lane
Flexible sample data processing
Flexible JESD204B lane configurations

## Large signal dither

Serial port control

## APPLICATIONS

## Millimeter wave imaging

Electronic beam forming and phased arrays
Multichannel wideband receivers
Electronic support measures

## PRODUCT HIGHLIGHTS

1. Continuous time, $\Sigma-\Delta$ analog-to-digital converters (ADCs) support signal bandwidths of up to 125 MHz with low power and minimal filtering.
2. Integrated digital processing blocks reduce data payload and lower overall system cost.
3. Configurable JESD204B interface reduces printed circuit board (PCB) complexity.
4. Flexible power-down options.
5. SPI interface controls various product features and functions to meet specific system requirements.
6. Small, $9 \mathrm{~mm} \times 9 \mathrm{~mm}, 100$-ball CSP_BGA package, simple interface, and integrated digital processing save PCB space.


Figure 1.

Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registeredtrademarks are the property of their respective owners.

## AD9083

## TABLE OF CONTENTS

Features .....  1
Applications ..... 1
Product Highlights .....  1
Functional Block Diagram .....  1
Revision History ..... 2
General Description ..... 3
Specifications ..... 4
DC Specifications ..... 4
AC Specifications ..... 5
Digital Specifications ..... 10
Switching Specifications ..... 11
Timing Specifications ..... 12
Absolute Maximum Ratings ..... 13
Thermal Resistance ..... 13
ESD Caution ..... 13
Pin Configuration and Function Descriptions ..... 14
Typical Performance Characteristics ..... 17
Equivalent Circuits. ..... 25
Terminology ..... 27
Theory of Operation ..... 28
ADC Architecture ..... 28
Low-Pass, CTSD ADC Overview ..... 29
Low-Pass $\Sigma-\Delta$ ADC ..... 29
Analog Inputs ..... 30
Clock Inputs ..... 32
Power Modes ..... 33
Temperature Diode ..... 33
Digital Signal Processing Overview ..... 33
Signal Processing Tile ..... 35
Cascaded Integrator Comb (CIC) Filter ..... 36
Nonburst Mode Datapath ..... 37
Burst Mode Datapath ..... 41
Averaging Filters ..... 42
Mixers ..... 43
NCO FTW Description ..... 43
Digital Outputs ..... 45
JESD204B Overview ..... 45
Functional Overview ..... 46
JESD204B Link Establishment ..... 46
Physical Layer (Driver) Outputs ..... 48
Setting Up the AD9083 Digital Interface ..... 49
JESD204B Transport Layer Settings ..... 49
Deterministic Latency ..... 51
Multichip Synchronization. ..... 51
Sampled SYSREF Mode ..... 51
Serial Port Interface (SPI) ..... 53
Configuration Using the SPI ..... 53
Hardware Interface ..... 53
Programming Guide ..... 54
Programming Sequence ..... 54
Memory Map ..... 60
Logic Levels ..... 60
Memory Map Register Details ..... 61
Applications Information ..... 90
Evaluation Board Information ..... 90
Power Delivery Network ..... 90
Layout Guidelines ..... 90
Outline Dimensions ..... 93
Ordering Guide ..... 93

## REVISION HISTORY

1/2021—Revision 0: Initial Version

## GENERAL DESCRIPTION

The AD9083 is a 16 -channel, 125 MHz bandwidth, continuous time $\Sigma-\Delta$ (CTSD) ADC. The device features an on-chip, programmable, single-pole antialiasing filter and termination resistor that is designed for low power, small size, and ease of use.
The 16 ADC cores features a first-order, CTSD modulator architecture with integrated, background nonlinearity correction logic and self cancelling dither. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.
The analog input and clock signals are differential inputs. Each ADC has a signal processing tile to filter out of band shaped noise from the $\Sigma-\triangle \mathrm{ADC}$ and reduce the sample rate. Each tile contains a cascaded integrator comb (CIC) filter, a quadrature digital downconverter (DDC) with multiple finite input
response (FIR) decimation filters (decimate by J block), or up to three quadrature DDC channels with averaging decimation filters for data gating applications.
Users can configure the Subclass 1 JESD204B based, high speed serialized output in a variety of lane configurations (up to four), depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multiple device synchronization is supported through the SYSREF $\pm$, TRIG $\pm$, and SYNCINB $\pm$ input pins.

The AD9083 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 1.8 V capable 3 -wire serial port interface (SPI).
The AD9083 is available in a Pb -free, 100-ball CSP_BGA and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ industrial temperature range. This product is protected by a U.S. patent.

## SPECIFICATIONS

Table 1 shows the AD9083 wide bandwidth real output setups used to obtain the specifications. The AD9083 is a highly programmable device and supports many use cases. Refer to the Setting Up the AD9083 Digital Interface section and the Programming Guide section for more details.

Table 1.

| $\begin{aligned} & \mathbf{f}_{\text {SAMPLE }} \\ & \text { (GSPS) } \end{aligned}$ | CIC Decimation | J Decimation | Output Data Rate (MSPS) | JESD204B Link Setup Parameters |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Number of Lanes (L) | Number of Converters (M) | Number of Octets per Frame (F) | Number of Samples (S) | $\mathrm{N}^{\prime}$ | K |
| 2 | 1 | 8 | 250 | 4 | 16 | 6 | 1 | 12 | 32 |
| 1 | 1 | 4 | 250 | 4 | 16 | 6 | 1 | 12 | 32 |

## DC SPECIFICATIONS

AVDD $=1.0 \mathrm{~V}, \mathrm{AVDD} 1 \mathrm{P} 8=1.8 \mathrm{~V}, \mathrm{DVDD}=1.0 \mathrm{~V}, \mathrm{DVDD} 1 \mathrm{P} 8=1.8 \mathrm{~V}$, programmable maximum ADC input voltage range $\left(\mathrm{V}_{\mathrm{MAx}}\right)=1.8 \mathrm{~V}$, analog input $\left(\mathrm{A}_{I \mathrm{I}}\right)=-2.0 \mathrm{dBFS},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+115^{\circ} \mathrm{C}^{1}$, mode details as shown in Table $1^{2}$, backoff $=0^{3}$, EN_HP $=0^{4}$, unless otherwise noted. Typical specifications represent performance at $\mathrm{T}_{\mathrm{J}}=45^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$.

Table 2.


| Parameter ${ }^{5}$ | 1.0 GSPS |  |  | 2.0 GSPS |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |
| POWER CONSUMPTION |  |  |  |  |  |  |  |
| Total Power Dissipation (Including Output Drivers) $^{7}$ |  | 1.0 |  |  | 1.4 |  | W |
| Power-Down Dissipation |  | 56 |  |  | 86 |  | mW |
| Standby ${ }^{8}$ |  | 676 |  |  | 802 |  | mW |
| Power per Channel |  | 63 |  |  | 90 |  | mW |

${ }^{1}$ The-Tر range of $-40^{\circ} \mathrm{C}$ to $+115^{\circ} \mathrm{C}$ translates to an $\mathrm{T}_{\mathrm{A}}$ range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2} 16$-channel, 125 MSPS real output mode.
${ }^{3}$ Backoff is the reduction in front-end gain for increased linearity.
${ }^{4}$ EN_HP increases the SNR by 2.5 dB at an increased power dissipation.
${ }^{5}$ See the AN-835 for definitions and for details on how these tests were completed.
${ }^{6} \mathrm{RiN}_{\mathrm{I}}=8 \mathrm{k} \Omega /$ Kvti, where Kvti is proportional to the ADC front-end gain factor, Rin $=1000 \Omega \mathrm{for} \mathrm{f}_{\mathrm{s}}=1 \mathrm{GSPS}$, and $\mathrm{RiN}_{\mathrm{IN}}=381 \mathrm{for} \mathrm{f}_{\mathrm{s}}=2 \mathrm{GSPS}$.
${ }^{7}$ See Table 1 for setup details. Note that power consumption varies as a function of sample rate, the decimation options selected, and the JESD204B setup.
${ }^{8}$ Can be controlled by SPI, ADC in low power mode.

## AC SPECIFICATIONS

$A V D D=1.0 \mathrm{~V}, \mathrm{AVDD1P8}=1.8 \mathrm{~V}, \mathrm{DVDD}=1.0 \mathrm{~V}, \mathrm{DVDD1P8}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAX}}=1.8 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{I}} \leq+115^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{J}}$ range of $-40^{\circ} \mathrm{C}$ to $+115^{\circ} \mathrm{C}$ translates to a $\mathrm{T}_{\mathrm{A}}$ range of $-65^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The mode details are as shown in Table 1 ( 16 -channel, 125 MSPS , real output mode), unless otherwise noted. Typical specifications represent performance at $\mathrm{T}_{\mathrm{J}}=45^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$.

Table 3.

| Parameter ${ }^{1}$ | Test Conditions/Comments | 1.0 GSPS |  |  | 2.0 GSPS |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| NOISE SPECTRAL DENSITY (NSD) <br> Flicker Noise Corner <br> NSD at 22 MHz <br> $\mathrm{A}_{\mathrm{IN}}=-3.0 \mathrm{dBFS}$, frequency $(\mathrm{f})=22 \mathrm{MHz}$ | $\begin{aligned} & \text { Backoff }=0, \text { EN_HP }=0 \\ & \text { Backoff }=3, \text { EN_HP }=0 \\ & \text { Backoff }=6, \text { EN_HP }=0 \\ & \text { Backoff }=0, \text { EN_HP }=1 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & -141 \\ & -138 \\ & -136 \\ & -144 \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & -146 \\ & -145 \\ & -142 \\ & -149 \end{aligned}$ | $-144$ $-146$ | MHz <br> dBFS/Hz dBFS/Hz dBFS/Hz dBFS/Hz |
| $\begin{aligned} & \text { SIGNAL-TO-NOISE RATIO (SNR) } \\ & \text { SNR at } 22 \mathrm{MHz} \\ & \text { AIN }^{\text {I }}=-3.0 \mathrm{dBFS}, \mathrm{f}=22 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \text { Backoff }=0, \text { EN_HP }=0 \\ & \text { Backoff }=3, \text { EN_HP }=0 \\ & \text { Backoff }=6, E N \_H P=0 \\ & \text { Backoff }=0, E N \_H P=1 \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 57 \\ & 55 \\ & 63 \end{aligned}$ |  | 62 $65$ | $\begin{aligned} & 65 \\ & 64 \\ & 61 \\ & 67 \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS |
| ```SPURIOUS-FREE DYNAMIC RANGE (SFDR)/ THIRD-ORDER HARMONIC DISTORTION (HD3) HD3 at 22 MHz AIN = -3.0 dBFS, f=22 MHz``` | $\begin{aligned} & \text { Backoff }=0, \text { EN_HP }=0 \\ & \text { Backoff }=3, \text { EN_HP }=0 \\ & \text { Backoff }=6, E N \_H P=0 \\ & \text { Backoff }=0, E N \_H P=1 \end{aligned}$ |  | $\begin{aligned} & -68 \\ & -76 \\ & -74 \\ & -66 \end{aligned}$ |  |  | $\begin{aligned} & -69 \\ & -71 \\ & -75 \\ & -69 \end{aligned}$ | $-64$ $-63$ | dBc <br> dBc <br> dBc <br> dBc |
| ```THIRD-ORDER INTERMODULATION DISTORTION (IMD3) SFDR/HD3 at 22 MHz \(A_{\text {In }}=-9.0 \mathrm{dBFS}, \mathrm{f}=22 \mathrm{MHz}\) Delete blank line In-Band Gain Flatness \({ }^{2}\)``` | Backoff $=0$, EN_HP $=0$ <br> Backoff $=3, \mathrm{EN} \_\mathrm{HP}=0$ <br> Backoff $=6, \mathrm{EN}$ _HP $=0$ <br> Backoff $=0$, EN_HP = 1 <br> $25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & -83 \\ & -86 \\ & -93 \\ & -87 \\ & \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & -85 \\ & -86 \\ & -86 \\ & -85 \\ & 0.5 \\ & \hline \end{aligned}$ |  | dBFS <br> dBFS <br> dBFS <br> dBFS <br> dB |
| CROSSTALK ${ }^{3}$ | $25^{\circ} \mathrm{C}$ |  | 90 |  |  | 90 |  | dB |
| ANALOG INPUT BANDWIDTH, FULL POWER ${ }^{4}$ | $25^{\circ} \mathrm{C}$ |  | 62.5 |  |  | 125 |  | MHz |

[^0]
## AD9083

## AC Specifications for Different Variable Settings

See the AN-835 for definitions and for details on how the tests shown in this section were completed. fs is the sample clock of the converter core. Backoff is the reduction in front-end gain for increased linearity. EN_HP increases the SNR by 2.5 dB at an increased power dissipation.

Table 4. Variable Settings: $\mathrm{f}_{\mathrm{s}}=2.0$ GSPS, Backoff $=0$, and EN_HP $=0$

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -155 |  | dBFS/Hz |
| At $31.25 \mathrm{MHz}\left(\mathrm{fs}_{s} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -153 |  | dBFS/Hz |
| At $100 \mathrm{MHz}\left(\mathrm{f}_{5} / 20\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -145 |  | dBFS/Hz |
| SNR | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 7.8 MHz to 23.4 MHz (15.625 MHz Bandwidth) |  |  | 82 |  | dBFS |
| 23.4 MHz to 39 MHz (15.625 MHz Bandwidth) |  |  | 80 |  | dBFS |
| 92.2 MHz to 107.8 MHz (15.625 MHz Bandwidth) |  |  | 71 |  | dBFS |
| DC to 15.625 MHz |  |  | 82 |  | dBFS |
| DC to 31.25 MHz |  |  | 76 |  | dBFS |
| DC to 100 MHz |  |  | 66 |  | dBFS |
| SFDR/HD3 | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| At f $\mathrm{f}_{\text {/ }} 128$ |  |  | -80 |  | dBC |
| At fs/64 |  |  | -75 |  | dBC |
| At fs/20 |  |  | -60 |  | dBC |
| IMD3 | $\mathrm{AIN}^{\text {a }}=-8.0 \mathrm{dBFS}$ |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ |  |  | -80 |  | dBC |
| At fs/64 |  |  | -75 |  | dBC |
| At $\mathrm{f}_{5} / 20$ |  |  |  |  |  |

Table 5. Variable Settings: $\mathrm{f}_{\mathrm{s}}=\mathbf{2} .0$ GSPS, Backoff $=3$, and EN_HP = 0

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $15.625 \mathrm{MHz}\left(\mathrm{fs}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -153 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| At $31.25 \mathrm{MHz}\left(\mathrm{fs}_{5} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -151 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| At $100 \mathrm{MHz}\left(\mathrm{f}_{5} / 20\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -143 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| SNR | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 7.8 MHz to 23.4 MHz (15.625 MHz Bandwidth) |  |  | 80 |  | dBFS |
| 23.4 MHz to 39 MHz (15.625 MHz Bandwidth) |  |  | 74 |  | dBFS |
| 92.2 MHz to 107.8 MHz (15.625 MHz Bandwidth) |  |  | 64 |  | dBFS |
| DC to 15.625 MHz |  |  | 80 |  | dBFS |
| DC to 31.25 MHz |  |  | 74 |  | dBFS |
| DC to 100 MHz |  |  | 64 |  | dBFS |
| SFDR/HD3 | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ |  |  | -81 |  | dBc |
| At $\mathrm{f}_{5} / 64$ |  |  | -78 |  | dBc |
| At fs/20 |  |  | -63 |  | dBc |
| IMD3 | $\mathrm{A}_{\mathrm{IN}}=-8.0 \mathrm{dBFS}$ |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ |  |  | -81 |  | dBc |
| At $\mathrm{f}_{\mathrm{s}} / 64$ |  |  | -77 |  | dBc |
| At fs/20 |  |  | -63 |  | dBc |

Table 6. Variable Settings: $\mathrm{f}_{\mathrm{s}}=\mathbf{2 . 0}$ GSPS, Backoff $=6$, and EN_HP = 0

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -150 |  | dBFS/Hz |
| At $31.25 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -148 |  | dBFS/Hz |
| At 100 MHz ( $\mathrm{f}_{5} / 20$ ) | $\mathrm{AIN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -140 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| SNR | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 7.8 MHz to 23.4 MHz (15.625 MHz Bandwidth) |  |  | 77 |  | dBFS |
| 23.4 MHz to 39 MHz (15.625 MHz Bandwidth) |  |  | 71 |  | dBFS |
| 92.2 MHz to 107.8 MHz (15.625 MHz Bandwidth) |  |  | 61 |  | dBFS |
| DC to 15.625 MHz |  |  | 77 |  | dBFS |
| DC to 31.25 MHz |  |  | 71 |  | dBFS |
| DC to 100 MHz |  |  |  |  | dBFS |
| SFDR/HD3 | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| At fs/128 |  |  | -82 |  | dBC |
| At $\mathrm{f}_{5} / 64$ |  |  | -81 |  | dBC |
| At fs/20 |  |  | -66 |  | dBc |
| IMD3 | $\mathrm{A}_{\mathrm{IN}}=-8.0 \mathrm{dBFS}$ |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ |  |  | -82 |  | dBc |
| At fs/64 |  |  | -80 |  | dBc |
| At fs/20 |  |  | -66 |  | dBc |

Table 7. Variable Settings: $\mathrm{f}_{\mathrm{s}}=2.0$ GSPS, Backoff $=0$, and EN_HP = 1

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -157 |  | dBFS/Hz |
| At $31.25 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -155 |  | dBFS/Hz |
| At $100 \mathrm{MHz}\left(\mathrm{f}_{5} / 20\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -147 |  | dBFS/Hz |
| SNR | $\mathrm{Alin}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 7.8 MHz to 23.4 MHz (15.625 MHz Bandwidth) |  |  | 85 |  | dBFS |
| 23.4 MHz to 39 MHz (15.625 MHz Bandwidth) |  |  | 79 |  | dBFS |
| 92.2 MHz to 107.8 MHz (15.625 MHz Bandwidth) |  |  | 69 |  | dBFS |
| DC to 15.625 MHz |  |  | 85 |  | dBFS |
| DC to 31.25 MHz |  |  | 79 |  | dBFS |
| DC to 100 MHz |  |  | 69 |  | dBFS |
| SFDR/HD3 | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| At fs/128 |  |  | -80 |  | dBc |
| At $\mathrm{f}_{5} / 64$ |  |  | -75 |  | dBC |
| At $\mathrm{f}_{\mathrm{s}} / 20$ |  |  | -60 |  | dBC |
| IMD3 | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ |  |  | -80 |  | dBC |
| At fs/64 |  |  | -75 |  | dBC |
| At $\mathrm{f}_{\mathrm{s}} / 20$ |  |  | -60 |  | dBC |

## AD9083

Table 8. Variable Settings: $\mathrm{f}_{\mathrm{s}}=1.0$ GSPS, Backoff = 0, and EN_HP = 0

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At 7.8125 MHz (fs/128) | $\mathrm{AIN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -152 |  | dBFS/Hz |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{5} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -151 |  | dBFS/Hz |
| At $50 \mathrm{MHz}\left(\mathrm{f}_{5} / 20\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -144 |  | dBFS/Hz |
| SNR | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 3.9 MHz to 11.7 MHz (7.8125 MHz Bandwidth) |  |  | 82 |  | dBFS |
| 11.7 MHz to 19.5 MHz (7.8125 MHz Bandwidth) |  |  | 80 |  | dBFS |
| 46.1 MHz to 53.9 MHz (7.8125 MHz Bandwidth) |  |  | 71 |  | dBFS |
| DC to 7.8125 MHz |  |  | 82 |  | dBFS |
| DC to 15.625 MHz |  |  | 76 |  | dBFS |
| DC to 50 MHz |  |  | 66 |  | dBFS |
| SFDR/HD3 |  |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -80 |  | dBC |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 64$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -75 |  | dBC |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 20$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -60 |  | dBC |
| SFDR/IMD3 |  |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -80 |  | dBC |
| At $\mathrm{f}_{5} / 64$ | $\mathrm{Alin}^{\text {a }}=-8.0 \mathrm{dBFS}$ |  | -75 |  | dBC |
| At fs/20 | $\mathrm{Aln}_{\text {I }}=-8.0 \mathrm{dBFS}$ |  | -60 |  | dBC |

Table 9. Variable Settings: $\mathrm{fs}_{\mathrm{s}}=1.0$ GSPS, Backoff $=3$, and EN_HP = 0

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $7.8125 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -150 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{s} / 64\right)$ | $\mathrm{AIN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -149 |  | $\mathrm{dBFS} / \mathrm{Hz}$ |
| At $50 \mathrm{MHz}\left(\mathrm{f}_{5} / 20\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -142 |  | dBFS/Hz |
| SNR | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 3.9 MHz to 11.7 MHz (7.8125 MHz Bandwidth) |  |  | 80 |  | dBFS |
| 11.7 MHz to 19.5 MHz (7.8125 MHz Bandwidth) |  |  | 74 |  | dBFS |
| 46.1 MHz to 53.9 MHz (7.8125 MHz Bandwidth) |  |  | 64 |  | dBFS |
| DC to 7.8125 MHz |  |  | 80 |  | dBFS |
| DC to 15.625 MHz |  |  | 74 |  | dBFS |
| DC to 50 MHz |  |  | 64 |  | dBFS |
| SFDR/HD3 |  |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -81 |  | dBc |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 64$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -78 |  | dBC |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 20$ | $\mathrm{AIN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -63 |  | dBc |
| SFDR/IMD3 |  |  |  |  |  |
| At fs/128 | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -81 |  | dBc |
| At $\mathrm{f}_{\mathrm{s}} / 64$ | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -77 |  | dBc |
| At fs/20 | $\mathrm{AIN}^{\text {a }}=-8.0 \mathrm{dBFS}$ |  | -63 |  | dBC |

Table 10. Variable Settings: $f_{S}=1.0$ GSPS, Backoff $=6$, and EN_HP = 0

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $7.8125 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -147 |  | dBFS/Hz |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{s} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -146 |  | dBFS/Hz |
| At 50 MHz ( $\mathrm{f}_{\mathrm{s}} / 20$ ) | $\mathrm{AIN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -139 |  | dBFS/Hz |
| SNR | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 3.9 MHz to 11.7 MHz (7.8125 MHz Bandwidth) |  |  | 77 |  | dBFS |
| 11.7 MHz to 19.5 MHz (7.8125 MHz Bandwidth) |  |  | 71 |  | dBFS |
| 46.1 MHz to 53.9 MHz (7.8125 MHz Bandwidth) |  |  | 61 |  | dBFS |
| DC to 7.8125 MHz |  |  | 77 |  | dBFS |
| DC to 15.625 MHz |  |  | 71 |  | dBFS |
| DC to 50 MHz |  |  | 61 |  | dBFS |
| SFDR/HD3 |  |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ | $\mathrm{AlN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -82 |  | dBc |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 64$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -81 |  | dBC |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 20$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -66 |  | dBc |
| SFDR/IMD3 |  |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -82 |  | dBC |
| At fs/64 | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -80 |  | dBC |
| At fs/20 | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -66 |  | dBc |

Table 11. Variable Settings: $\mathrm{f}_{\mathrm{S}}=1.0$ GSPS, Backoff $=0$, and EN_HP = 1

| Parameters | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NSD |  |  |  |  |  |
| Flicker Noise Corner |  |  | 1 |  | MHz |
| At $7.8125 \mathrm{MHz}\left(\mathrm{fs}_{\mathrm{s}} / 128\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -154 |  | dBFS/Hz |
| At $15.625 \mathrm{MHz}\left(\mathrm{f}_{s} / 64\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -153 |  | dBFS/Hz |
| At $50 \mathrm{MHz}\left(\mathrm{f}_{\mathrm{s}} / 20\right)$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -146 |  | dBFS/Hz |
| SNR | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  |  |  |  |
| 3.9 MHz to 11.7 MHz (7.8125 MHz Bandwidth) |  |  | 85 |  | dBFS |
| 11.7 MHz to 19.5 MHz (7.8125 MHz Bandwidth) |  |  | 79 |  | dBFS |
| 46.1 MHz to 53.9 MHz (7.8125 MHz Bandwidth) |  |  | 69 |  | dBFS |
| DC to 7.8125 MHz |  |  | 85 |  | dBFS |
| DC to 15.625 MHz |  |  | 70 |  | dBFS |
| DC to 50 MHz |  |  | 69 |  | dBFS |
| SFDR/HD3 |  |  |  |  |  |
| At fs/128 | $\mathrm{AIN}^{\text {a }}=-2.0 \mathrm{dBFS}$ |  | -80 |  | dBc |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 64$ | $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}$ |  | -75 |  | dBc |
| HD3 at $\mathrm{f}_{\mathrm{s}} / 20$ | $\mathrm{A}_{\mathrm{IN}}=-2.0 \mathrm{dBFS}$ |  | -60 |  | dBc |
| SFDR/IMD3 |  |  |  |  |  |
| At $\mathrm{f}_{\mathrm{s}} / 128$ | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -80 |  | dBc |
| At fs/64 | $\mathrm{AIN}^{\text {a }}=-8.0 \mathrm{dBFS}$ |  | -75 |  | dBc |
| At $\mathrm{f}_{\mathrm{s}} / 20$ | $\mathrm{A}_{\text {IN }}=-8.0 \mathrm{dBFS}$ |  | -60 |  | dBc |

## AD9083

## DIGITAL SPECIFICATIONS

AVDD $=1.0 \mathrm{~V}, \operatorname{AVDD} 1 \mathrm{P} 8=1.8 \mathrm{~V}, \mathrm{DVDD}=1.0 \mathrm{~V}, \mathrm{DVDD} 1 \mathrm{P} 8=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAX}}=1.8 \mathrm{~V}^{1}, \mathrm{~A}_{\text {IN }}=-2.0 \mathrm{dBFS},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+115^{\circ} \mathrm{C}^{2}$, mode details as shown in Table $1^{3}$, unless otherwise noted. Typical specifications represent performance at $\mathrm{T}_{\mathrm{J}}=45^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$.

Table 12.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS (CLK+, CLK-) Differential Input Voltage Input Common-Mode Voltage Input Resistance (Differential) Input Capacitance | 300 | $\begin{aligned} & 800 \\ & 0.5 \\ & 100 \\ & 1 \end{aligned}$ | 1800 | $\begin{aligned} & m V p-p \\ & V \\ & \Omega \\ & p F \end{aligned}$ |
| SYSREF and TRIG INPUTS (SYSREF+, SYSREF-, TRIG+, AND TRIG-) <br> Logic Compliance <br> Differential Input Voltage <br> Input Common-Mode Voltage <br> Input Resistance (Differential) <br> Input Capacitance (Differential) |  | $\begin{aligned} & \quad \text { LVDS } \\ & 700 \\ & 0.5 \\ & 100 \\ & 1 \end{aligned}$ | 1100 | $\begin{aligned} & m V p-p \\ & V \\ & \Omega \\ & p F \end{aligned}$ |
| LOGIC INPUT (SDIO, SCLK, CSB, PD/STBY, AND RSTB) <br> Logic Compliance <br> Logic 1 Voltage <br> Logic 0 Voltage <br> Input Resistance | $0.7 \times$ DVDD1P8 | CMOS <br> High impedance | $0.3 \times$ DVDD1P8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| LOGIC OUTPUT (SDIO) <br> Logic Compliance <br> Logic 1 Voltage (High Output Current ( $\left(\begin{array}{l}\text { он }\end{array}\right)=800 \mu \mathrm{~A}$ ) <br> Logic 0 Voltage (Low Output Current $\left.\left(l_{\text {oL }}\right)=50 \mu \mathrm{~A}\right)$ | DVDD1P8-0.45 | CMOS | 0.45 |  |
| SYNCINB INPUT (SYNCINB+/SYNCINB-) <br> Logic Compliance <br> Differential Input Voltage Input Common-Mode Voltage Input Resistance (Differential) Input Capacitance |  | $\begin{aligned} & \quad \text { LVDS } \\ & 700 \\ & 0.45 \\ & 100 \\ & 1 \end{aligned}$ | 1900 | $\begin{aligned} & m \vee p-p \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| SYNCINB+ INPUT <br> Logic Compliance <br> Logic 1 Voltage <br> Logic 0 Voltage <br> Input Resistance | $0.7 \times$ DVDD1P8 | CMOS <br> High impedance | $0.3 \times$ DVDD1P8 |  |
| DIGITAL OUTPUTS (SERDOUTx $\pm, x=0$ TO 3 ) <br> Standards Compliance <br> Differential Output Voltage <br> Differential Termination Impedance | 80 | JESD204B <br> 675 <br> 108 | 120 | $\begin{aligned} & m V p-p \\ & \Omega \end{aligned}$ |

[^1]AD9083

## SWITCHING SPECIFICATIONS

$\mathrm{AVDD}=1.0 \mathrm{~V}, \mathrm{AVDD} 1 \mathrm{P} 8=1.8 \mathrm{~V}, \mathrm{DVDD}=1.0 \mathrm{~V}, \mathrm{DVDD} 1 \mathrm{P} 8=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{MAX}}=1.8 \mathrm{~V}^{1},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+115^{\circ} \mathrm{C}^{2}$, mode details as shown in
Table $1^{3}$, unless otherwise noted. Typical specifications represent performance at $\mathrm{T}_{\mathrm{J}}=45^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$.
Table 13.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLOCK |  |  |  |  |
| Clock Rate (at CLK+/CLK- Pins) ${ }^{4}$ | 50 | 250 | 500 | MHz |
| ADC Sample Rate ${ }^{5}$ | 1 |  | 2 | GSPS |
| Clock Pulse Width | 1 |  | 10 | ns |
| OUTPUT PARAMETERS |  |  |  |  |
| Unit Interval (UI) ${ }^{6}$ | 62.5 |  | 4000 | ps |
| Rise Time ( $\mathrm{t}_{\mathrm{R}}$ ) (20\% to $80 \%$ into $100 \Omega$ Load) |  | 30 |  | ps |
| Fall Time ( $\mathrm{t}_{\mathrm{F}}$ ) ( $20 \%$ to $80 \%$ into $100 \Omega$ Load) |  | 30 |  | ps |
| Phase-Locked Loop (PLL) Lock Time ${ }^{7}$ |  | 5 |  | ms |
| Data Rate per Channel (NRZ) ${ }^{8}$ | 0.25 |  | 16 | Gbps |

[^2]
## AD9083

## TIMING SPECIFICATIONS

Table 14.

| Parameter | Description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SPI TIMING REQUIREMENTS |  |  |  |  |  |
| tos | Setup time between the data and the rising edge of SCLK | 4 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Hold time between the data and the rising edge of SCLK | 4 |  |  | ns |
| tcık | Period of the SCLK | 10 |  |  | ns |
| ts | Setup time between CSB and SCLK | 2 |  |  | ns |
| $\mathrm{tH}_{\mathrm{H}}$ | Hold time between CSB and SCLK | 2 |  |  | ns |
| thIGH | Minimum period that SCLK must be in a logic high state | 4 |  |  | ns |
| tıow | Minimum period that SCLK must be in a logic low state | 4 |  |  | ns |
| taCCESS | Maximum time delay between falling edge of SCLK and output data valid for a read operation |  | 2 | 4 | ns |
| tols_solo | Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge | 6 |  |  | ns |



Figure 2. Serial Port Interface Timing Diagram

## AD9083

## ABSOLUTE MAXIMUM RATINGS

Table 15.

| Parameter | Rating |
| :--- | :--- |
| Electrical |  |
| AVDD to AGND | 1.05 V |
| AVDD1P8 to AGND | 2.0 V |
| DVDD to DGND | 1.05 V |
| DVDD1P8 to DGND | 2.0 V |
| AGND to DGND | -0.3 V to +0.3 V |
| VINx $\pm$ to AGND | AGND -0.3 V to AVDD1P8 +0.3 V |
| CLK to AGND | AGND -0.3 V to AVDD +0.3 V |
| SCLK, SDIO, CSB, RSTB, | DGND -0.3 V to DVDD1P8 +0.3 V |
| PD/STBY to DGND |  |
| SYSREF $\pm$, TRIG $\pm$ to AGND | AGND -0.3 V to AVDD +0.3 V |
| SYNCINB $\pm$ to DGND | DGND -0.3 V to DVDD1P8 +0.3 V |
| Temperature |  |
| Junction Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| (Ambient) |  |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 16. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {JC_ToP }}$ | $\boldsymbol{\theta}_{\text {JB }}$ | $\boldsymbol{\Psi}_{\text {JB }}$ | $\boldsymbol{\Psi}_{\text {JT }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{BC}-100-8^{1}$ | 23.4 | 10.3 | 8.9 | 9.0 | 1.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Test Condition 1: Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 190 thermal vias. See JEDEC JESD-51.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## AD9083

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | DGND | SYNCINB+ | SYNCINB- | CSB | VIN1+ | VIN2+ | VIN3+ | VIN4+ | VIN5+ | DNC |
| B | DVDD1P8 | DVDD1P8 | DVDD | SCLK | VIN1- | VIN2- | VIN3- | VIN4- | VIN5- | TD |
| C | DGND | DGND | DVDD | SDIO | PDISTDBY | AGND | AGND | AVDD1P8 | VIN6- | VIN6+ |
| D | SEROUTO- | SEROUT0+ | DVDD | DGND | RSTB | AVDD | AGND | AVDD1P8 | VIN7- | VIN7+ |
| E | SEROUT1- | SEROUT1+ | DVDD | DGND | AGND | AVDD | AVDD | AGND | VIN8- | VIN8+ |
| F | SEROUT2- | SEROUT2+ | DVDD | DGND | AVDD | AVDD | AVDD | AGND | VIN9- | VIN9+ |
| G | SEROUT3- | SEROUT3+ | DVDD | DGND | $\begin{aligned} & \text { VCOARSE } \\ & \text { VCO } \end{aligned}$ | AVDD | AGND | AVDD1P8 | VIN10- | VIN10+ |
| H | TRIG+ | DGND | DVDD | REF_VCO | AGND | AVDD1P8 | AGND | AVDD1P8 | VIN11- | VIN11+ |
| J | TRIG- | SYSREF- | CLK- | AVDD | VIN16- | VIN15- | VIN14- | VIN13- | VIN12- | RBIAS |
| K | DNC | SYSREF+ | CLK+ | AGND | VIN16+ | VIN15+ | VIN14+ | VIN13+ | VIN12+ | AGND |



Table 17. Pin Function Descriptions

| Pin No. | Mnemonic | Type | Description |
| :--- | :--- | :--- | :--- |
| Power Supplies |  |  |  |
| D6, E6, E7, F6, F7, G6 | AVDD | Power | Analog Power Supply (1.0 V Nominal). |
| F5 | AVDD | Power | Analog Power Supply for Clock (1.0 V Nominal). |
| J4 | AVDD | Power | Analog Power Supply for Internal PLL (1.0 V Nominal). |
| C8, D8, G8, H6, H8 | AVDD1P8 | Power | Analog Power Supply (1.8 V Nominal). |
| D3, E3, F3, G3 | DVDD | Power | Digital Power Supply (1.0 V Nominal). |
| B3, C3, H3 | DVDD | Power | Digital Driver Power Supply (1.0 V Nominal). |
| B1 | DVDD1P8 | Power | Digital Driver Power Supply (1.8 V Nominal). |
| B2 | DVDD1P8 | Power | Digital Power Supply for I/O and SPI (1.8 V Nominal). |

AD9083

| Pin No. | Mnemonic | Type | Description |
| :---: | :---: | :---: | :---: |
| C6, C7, D7, E8, F8, G7, H5, H7, K10 | AGND | Ground | Analog Ground. These AGND pins connect to the analog ground plane. |
| E5 | AGND | Ground | Ground Reference for AVDD. |
| K4 | AGND | Ground | Ground Reference for AVDD. |
| D4, E4, F4, G4 | DGND | Ground | Digital Ground. These DGND pins connect to the digital ground plane. |
| A1, C1, C2, H2 | DGND | Ground | Digital Driver Ground. These DGND pins connect to the digital driver ground plane. |
| Analog |  |  |  |
| A5, B5 | VIN1+, VIN1- | Input | ADC 1 Analog Input True/Complement. |
| A6, B6 | VIN2+, VIN2- | Input | ADC 2 Analog Input True/Complement. |
| A7, B7 | VIN3+, VIN3- | Input | ADC 3 Analog Input True/Complement. |
| A8, B8 | VIN4+, VIN4- | Input | ADC 4 Analog Input True/Complement. |
| A9, B9 | VIN5+, VIN5- | Input | ADC 5 Analog Input True/Complement. |
| C9, C10 | VIN6-, VIN6+ | Input | ADC 6 Analog Input Complement/True. |
| D9, D10 | VIN7-, VIN7+ | Input | ADC 7 Analog Input Complement/True. |
| E9, E10 | VIN8-, VIN8+ | Input | ADC 8 Analog Input Complement/True. |
| F9, F10 | VIN9-, VIN9+ | Input | ADC 9 Analog Input Complement/True. |
| G9, G10 | VIN10-, VIN10+ | Input | ADC 10 Analog Input Complement/True. |
| H9, H10 | VIN11-, VIN11+ | Input | ADC 11 Analog Input Complement/True. |
| J9, K9 | VIN12-, VIN12+ | Input | ADC 12 Analog Input Complement/True. |
| J8, K8 | VIN13-, VIN13+ | Input | ADC 13 Analog Input Complement/True. |
| J7, K7 | VIN14-, VIN14+ | Input | ADC 14 Analog Input Complement/True. |
| J6, K6 | VIN15-, VIN15+ | Input | ADC 15 Analog Input Complement/True. |
| J5, K5 | VIN16-, VIN16+ | Input | ADC 16 Analog Input Complement/True. |
| J3, K3 | CLK-, CLK+ | Input | Clock Input Complement/True. |
| Digital Inputs |  |  |  |
| $\mathrm{J} 2, \mathrm{~K} 2$ | SYSREF-, SYSREF+ | Input | Active High JESD204B LVDS/CML System Reference Input Complement/True. |
| A2, A3 | SYNCINB+, SYNCINB- | Input | Active Low JESD204B LVDS Sync Input True/Complement. |
| H1, J1 | TRIG+, TRIG- | Input | Trigger Input LVDS. These TRIG $\pm$ pins can be left floating if disabled. |
| Data Outputs |  |  |  |
| D1, D2 | SERDOUT0-, SERDOUT0+ | Output | Lane 0 Output Data Complement/True. |
| E1, E2 | SERDOUT1-, SERDOUT1+ | Output | Lane 1 Output Data Complement/True. |
| F1, F2 | SERDOUT2-, SERDOUT2+ | Output | Lane 2 Output Data Complement/True. |
| G1, G2 | SERDOUT3-, SERDOUT3+ | Output | Lane 3 Output Data Complement/True. |
| Digital Controls |  |  |  |
| C5 | PD/STBY | Input | Power-Down Input (Active High). The operation of the PD/STBY pin depends on the SPI mode and can be configured as power-down or standby. |
| D5 | RSTB | Input | Active Low Input for Device Reset. |
| A4 | CSB | Input | SPI Chip Select (Active Low). |
| B4 | SCLK | Input | SPI Serial Clock. |
| C4 | SDIO | Input/output | SPI Serial Data Input/Output. |


| Pin No. | Mnemonic | Type | Description |
| :--- | :--- | :--- | :--- |
| Static Control | TD |  |  |
| B10 | RBIAS |  | Temperature Diode Pin. <br> Current Reference Resistor, $5 \mathrm{k} \Omega$ to AGND. <br> Clock Multiplier PLL Voltage Regulator Bypass <br> H4 |
|  | REG_VCO |  | Capacitor. Low effective series resistance (ESR), low <br> effective series inductance (ESL), 2.2 $\mu \mathrm{FF}$ capacitor to |
| AGND. Inductance between package and capacitor |  |  |  |
| < 1 nH. |  |  |  |, | Clock Multiplier PLL Coarse Tuning Loop Filter, 33 nF |
| :--- |
| G5 |
|  |
| A10, K1 |

## TYPICAL PERFORMANCE CHARACTERISTICS

Nominal supply voltages, $\mathrm{A}_{\text {IN }}=-2.0 \mathrm{dBFS}, \mathrm{T}_{\mathrm{J}}=45^{\circ} \mathrm{C}$, and 128 k FFT, unless otherwise noted.


Figure 4. $A D C$ Noise Floor at Backoff $=3 d B, 1$ GSPS


Figure 5. ADC NSD at Various Backoff Values, 1 GSPS


Figure 6. Harmonic Distortion 2 (HD2) and Harmonic Distortion 3 (HD3) at Various Backoff Values, 1 GSPS


Figure 7. ADC Noise Floor at Backoff $=3 \mathrm{~dB}, 2$ GSPS


Figure 8. ADC NSD at Various Backoff Values, 2 GSPS


Figure 9. HD2 and HD3 at Various Backoff Values, 2 GSPS


Figure 10. ADC NSD with and Without EN_HP, 1 GSPS


Figure 11. ADC NSD with and Without EN_HP, 2 GSPS


Figure 12. ADC NSD at Minimum and Maximum V VAX Values, 1 GSPS


Figure 13. ADC NSD at Minimum and Maximum V VAX Values, 2 GSPS


Figure 14. ADC NSD with and Without Full-Scale Input Signal, 1 GSPS


Figure 15. ADC NSD with and Without Full-Scale Input Signal, 2 GSPS


Figure 16. ADC NSD at Different Input Frequencies, 1 GSPS


Figure 17. ADC NSD at Different Input Frequencies, 2 GSPS


Figure 18. ADC SNR vs. Input Amplitude, 1 GSPS


Figure 19. ADC SNR vs. Input Amplitude, 2 GSPS


Figure 20. ADC HD2 vs. Frequency at Various Backoff Values and $A_{i N}=-2 d B, 1$ GSPS


Figure 21. ADC HD2 vs. Frequency at Various Backoff Values and $A_{I N}=-2 d B, 2$ GSPS


Figure 22. ADC HD2 vs. Frequency at Various Backoff Values and $A_{I N}=-10 \mathrm{~dB}, 1 \mathrm{GSPS}$


Figure 23. ADC HD2 vs. Frequency at Various Backoff Values and $A_{I N}=-10 \mathrm{~dB}, 2 \mathrm{GSPS}$


Figure 24. ADC HD3 vs. Frequency at Various Backoff Values and $A_{I N}=-2 d B, 1$ GSPS


Figure 25. ADC HD3 vs. Frequency at Various Backoff Values and $A_{i N}=-2 d B, 2$ GSPS


Figure 26. ADC HD3 vs. Frequency at Various Backoff Values and $A_{I N}=-10 \mathrm{~dB}, 1 \mathrm{GSPS}$


Figure 27. ADC HD3 vs. Frequency at Various Backoff Values and $A_{I N}=-10 \mathrm{~dB}, 2 \mathrm{GSPS}$


Figure 28. ADC NSD vs. Junction Temperature, 1 GSPS


Figure 29. ADC NSD vs. Junction Temperature, 2 GSPS


Figure 30. ADC SNR vs. Junction Temperature, 1 GSPS


Figure 31. ADC SNR vs. Junction Temperature, 2 GSPS


Figure 32. Reference Voltage vs. Junction Temperature


Figure 33. Supply Current vs. Sample Rate (Digital Domain Currents Vary with the DSP and JESD204B Setup)


Figure 34. SNR vs. Sliding IF


Figure 35. Two-Tone FFT, Backoff $=0, f_{I N 1}=45.4 \mathrm{MHz}, f_{I N 2}=48 \mathrm{MHz}$, AIN1 and AIN2 $=-8 d B F S, 1$ GSPS


Figure 36. Two-Tone FFT, Backoff $=3, f_{I N 1}=45.4 \mathrm{MHz}, f_{I N 2}=48 \mathrm{MHz}$, AIN1 and AIN2 $=-8 d B F S, 1$ GSPS


Figure 37. Two-Tone FFT, Backoff $=6, f_{I N 1}=45.4 \mathrm{MHz}, f_{I N 2}=48 \mathrm{MHz}$, AIN1 and AIN2 $=-8 d B F S, 1$ GSPS


Figure 38. Two-Tone FFT, Backoff $=0, f_{I N 1}=96.6 \mathrm{MHz}, f_{I N 2}=99 \mathrm{MHz}$, AIN1 and AIN2 $=-8 d B F S, 2$ GSPS


Figure 39. Two-Tone FFT, Backoff $=3, f_{I N 1}=96.6 \mathrm{MHz}, f_{\mathrm{IN}_{2}}=99 \mathrm{MHz}$, AIN1 and AIN2 $=-8 d B F S, 2$ GSPS


Figure 40. Two-Tone FFT, Backoff $=6, f_{I N 1}=96.6 \mathrm{MHz}, f_{\mathrm{IN}_{2}}=99 \mathrm{MHz}$, AIN1 and AIN2 $=-8 d B F S, 2$ GSPS


Figure 41. Two-Tone FFT, Backoff $=0, f_{I N 1}=45.4 \mathrm{MHz}, f_{N 2}=48 \mathrm{MHz}$, AIN1 and AIN2 $=-16 d B F S, 1$ GSPS


Figure 42. Two-Tone FFT, Backoff $=3, f_{I N 1}=45.4 \mathrm{MHz}, f_{i N 2}=48 \mathrm{MHz}$, AIN1 and AIN2 $=-16 \mathrm{dBFS}, 1 \mathrm{GSPS}$


Figure 43. Two-Tone FFT, Backoff $=6, f_{I N 1}=45.4 \mathrm{MHz}, f_{I N 2}=48 \mathrm{MHz}$, AIN1 and AIN2 $=-16 d B F S, 1$ GSPS


Figure 44. Two-Tone FFT, Backoff $=0, f_{I_{1} 1}=96.6 \mathrm{MHz}, f_{N 2}=99 \mathrm{MHz}$, AIN1 and AIN2 $=-16 \mathrm{dBFS}, 2 \mathrm{GSPS}$


Figure 45. Two-Tone FFT, Backoff $=3, f_{I N 1}=96.6 \mathrm{MHz}, f_{I N 2}=99 \mathrm{MHz}$, AIN1 and AIN2 $=-16 \mathrm{dBFS}, 2 \mathrm{GSPS}$


Figure 46. Two-Tone FFT, Backoff $=6, f_{I N 1}=96.6 \mathrm{MHz}, f_{I N 2}=99 \mathrm{MHz}$, AIN1 and AIN2 $=-16 \mathrm{dBFS}, 2 \mathrm{GSPS}$

## Data Sheet

## EQUIVALENT CIRCUITS



Figure 47. Analog Inputs


Figure 48. CLK $\pm$, SYSREF $\pm$, and $T R I G \pm$ Inputs


Figure 49. RSTB, SCLK, PD/STBY, and CSB Inputs


Figure 50. SDIO Input/Output


Figure 51. Digital Outputs


Figure 52. TD (Temperature Diode) Pin


AD9083

## TERMINOLOGY

Noise Spectral Density (NSD)
The NSD is the noise power normalized to 1 Hz bandwidth (at a particular frequency) relative to the full-scale of the ADC (dBFS). NSD is given in units of dBFS/Hz. Unlike a descretetime flash type ADC, a $\Sigma-\Delta$ ADC displays uneven NSD across the spectrum from dc up to $f_{\text {s. Typical NSD at various }}$ inflection points are reported in the specifications. The total SNR is not always a straightforward calculation and it is often useful to think in terms of noise density instead of SNR. Achieving a good SNR is dependent on filtering out the wideband CTSD ADC quantization noise.


Figure 54. Noise Regions of a $\Sigma-\triangle A D C$

## In-Band Noise

In-band noise is the integrated noise power measured over a user defined bandwidth relative to the full-scale of the ADC (in dBFS ). This bandwidth is typically equal to an intermediate frequency (IF) pass-band.

## Third-Order Intermodulation Distortion (IMD3)

IMD3 is a figure of merit used to quantify the linearity of a component or system. Two equal amplitude, unmodulated carriers at specified frequencies ( $f_{1}$ and $f_{2}$ ) injected in a nonlinear system exhibiting third-order nonlinearities produce IMD components at $2 f_{1}-f_{2}$ and $2 f_{2}-f 1$. Note that the IMD3 performance of an ADC does not necessarily follow the 3:1 rule that is typical of RF/IF linear devices. IMD3 performance is dependent on dual tone frequencies, signal input levels, and the ADC clock rate.

## Harmonic Distortion (HD2, HD3 and SFDR)

A harmonic tone that falls within the IF band of interest when a single tone is swept across the user defined frequency range.
Signal Transfer Function (STF)
STF is the frequency response of the ADC output signal relative to a swept single tone at the ADC input. The Typical Performance Characteristics section shows the STF over the IF pass-band to highlight pass-band flatness. The STF also affects aliasing of undesired signal near $\mathrm{f}_{\mathrm{s}}$.

## THEORY OF OPERATION

## ADC ARCHITECTURE

The AD9083 is a 16-channel, highly integrated and programmable front-end digitizer for a wide range of applications.
The AD9083 ADC uses a first-order, CTSD modulator architecture that provides first-order quantization noise shaping and inherent first-order, sinc shaped, antialias filtering. This oversampling, combined with the inherent antialias filtering, eliminates thermal noise folding into the band of interest. This feature enables a fast signal settling time when compared to the settling time of Nyquist rate converters, which require highly selective antialias filters to eliminate noise folding. The firstorder $\Sigma-\Delta$ modulator is superior to a higher order modulator because the former requires only a second-order CIC decimation filter to eliminate quantization noise before decimation. This low order decimation filter features better signal settling time compared to a higher order filter. Built into the ADC front end is a programmable termination resistor, programmable gain adjust, and a programmable, single-pole, low-pass filter (LPF).

Background calibration digitally calibrates signal path gain error and nonlinearity. The ADC noise density is shaped, not flat, and is better at lower bandwidths. The worst case ADC noise density at a 2 GHz sample rate and 100 MHz offset is $-147 \mathrm{dBFS} / \mathrm{Hz}$. For a 2 GSPS sample rate and at 100 MHz bandwidth, the input referred noise figure is only 0.1 dB with 40 dB of front-end gain.

Flicker noise may be higher for this architecture, lending itself to better performance for IF applications instead of zero IF. Similarly, input referred offset has no effect on an IF application, except when using the full dynamic range of the signal converter. A low power mode is available with a noise density increase of 3 dB for half the converter power.
The ADC in the AD9083 must be initialized and set up based on the particular use case. Figure 55 shows the block diagram of the ADC used in the AD9083. The ADC in the AD9083 requires a set of user-defined variables that set up the ADC in the use case specified by the application. These variables are as follows:

- $\mathrm{f}_{\mathrm{s}}$, the sample clock of the converter core (1.0 GSPS to 2.0 GSPS).
- $\mathrm{V}_{\mathrm{MAX}}$, the differential peak-to-peak input full scale ( 0.5 V p-p, differential, to 2.0 V p-p, differential).
- $\quad \mathrm{f}_{\mathrm{C}}$, the cutoff frequency of the LPF ( 125 MHz to 800 MHz ).
- $\mathrm{R}_{\text {TERM }}$, the differential input termination resistance.
- $\mathrm{f}_{\text {INMAX }}$, the maximum input signal frequency.
- Backoff, the reduction in front-end gain for increased linearity.
- EN_HP, which increases the SNR by 2.5 dB by doubling the ADC power dissipation.


Figure 55. AD9083 ADC Block Diagram

## LOW-PASS, CTSD ADC OVERVIEW

The AD9083 uses a voltage control oscillator (VCO)-based CTSD modulator ADC to convert the analog input to a digital word. The digital word can then be processed by a digital backend that provides decimation filtering, rate adjustment, DDC frequency shifting, and FIR filtering. The ADC samples at a rate ( $\mathrm{f}_{\mathrm{s}}$ ) between 1 GSPS and 2 GSPS. The typical maximum oversampling ratio (OSR) is 8 for a usable bandwidth up to $\mathrm{f}_{\mathrm{s}} / 16$.

## LOW-PASS $\boldsymbol{\Sigma}$ - $\triangle$ ADC

Figure 56 shows a simplified, single-ended representation of the low power $\Sigma-\triangle \mathrm{ADC}$ modulator. The ADC is a first-order, singlestage modulator. The NTF is first order. Therefore, a relatively high OSR is required to reduce noise in the signal band of interest. For a more detailed description of the modulator, see IEEE JSSC 2010 and IEEE JSSC 2013.


Figure 56. Simplified, Single-Ended, Low Power, $\Sigma-\triangle$ ADC Modulator

At signal frequencies below $\mathrm{f}_{\mathrm{s}} / 64$, the dominant noise source is white thermal noise. Above this frequency, the noise is dominated by shaped quantization noise rising at $6 \mathrm{~dB} /$ octave. At the maximum signal bandwidth of $\mathrm{f}_{\mathrm{s}} / 16$, quantization noise is the dominant noise source (see Figure 54). The ac performance tables give measurements of the NSD at various frequencies and ADC settings.


Figure 57. Noise Shaping Characterisctic of a $\Sigma-\triangle A D C$
A digital decimation filter that follows the modulator removes the large out-of-band quantization noise (see Figure 57) while also reducing the data rate.

## ANALOG INPUTS

The analog input to the AD9083 is a differential buffer. The internal common-mode voltage of the buffer is 1.1 V when ac coupling. When dc coupling, the allowable level is 0.5 V to 1.0 V . The nominal $\mathrm{V}_{\mathrm{max}}$ level of the ADC is 1.8 V p-p, differential. This $\mathrm{V}_{\text {max }}$ level is programmable from 0.5 V p-p to 2.0 V p-p.
The inputs of the AD9083 are terminated using a programmable differential resistor. This differential resistor can be programmed to $100 \Omega, 200 \Omega$, or can be left open. Following the termination resistor is a programmable single-pole, LPF. The maximum signal bandwidth of the AD9083 is $125 \mathrm{MHz}\left(\mathrm{fs}_{\mathrm{s}} / 16\right)$ for a 2 GHz ADC fs . The $\mathrm{f}_{\mathrm{C}}$ of the LPF can be programmed to be between 125 MHz to 800 MHz to reduce input noise to the ADC . In particular, this noise includes unwanted signals near $\mathrm{f}_{\mathrm{s}}$ that can alias down to the band of interest.

For applications where unwanted signals are not present, increasing the cutoff frequency of this filter improves the signal flatness out to the required signal bandwidth of the ADC. For best ADC noise performance, place the IF below $\mathrm{f}_{\mathrm{s}} / 20$, where $\mathrm{f}_{\mathrm{s}}$ is the ADC sample rate.

## Differential Input Considerations

The AD9083 ADC uses a first-order, CTSD modulator architecture that provides first-order quantization noise shaping and inherent first-order, sinc shaped, antialias filtering. This oversampling, combined with the inherent antialias filtering, eliminates thermal noise folding into the band of interest. Therefore, there is no need for an antialiasing filter in the front end. The inputs can be differentially coupled using a balun/transformer or an amplifier. The inputs can also be ac- or dc-coupled. Moreover, the AD9083 inputs are resistively terminated, which makes it easier for amplifiers to drive the AD9083 analog inputs. Figure 58, Figure 59, Figure 60, and Figure 61 show some commonly applicable ways to provide an input to the AD9083.


Figure 58. AC-Coupled Inputs to the AD9083 Using a Transformer


Figure 59. DC-Coupled Inputs to the AD9083 Using a Transformer (Note the Center Tap Connection Providing the Common-Mode Voltage)


Figure 60. AC-Coupled Inputs to the AD9083 Using an Amplifier


Figure 61. DC-Coupled Inputs to the AD9083 Using an Amplifier (Note the Vосм Pin Providing the Common-Mode Voltage)

## $\boldsymbol{\Sigma}-\Delta$ Analog Input Considerations

A discrete time ADC aliases signals around the sample clock frequency and the corresponding multiples to the band of interest (see Figure 62). Therefore, an external antialias filter is needed to reject these signals.


Figure 62. Aliasing in a Discrete Time ADC
In contrast, the CTSD modulator used in the AD9083 has some inherent antialiasing that lessens the antialias filtering requirements. The antialiasing property results from the signal processing inherent to the ADC architecture. The intrinsic STF of the ADC is that of a first-order sinc filter.

Additionally, a single-pole, first-order, programmable LPF is integrated in front of the ADC. This filter is SPI programmable between the 125 MHz to 800 MHz bandwidth.

The STF + LPF filtering at the front end reduces aliasing of undesired signals near the sample rate, $\mathrm{f}_{\mathrm{s}}$ (see Figure 63).


Figure 63. Alias Rejection of $\sum-\triangle A D C$

## Input Common Mode

The analog inputs of the AD9083 are programmable resistors internally dc biased to 1.1 V . The device typically expects a common-mode input of 0.5 V to 1.0 V with a nominal voltage of 0.7 V . An internal reference loop automatically senses the input common mode and sources a current across the input resistor network to generate the appropriate common-mode level shift across each $\mathrm{R}_{\mathrm{IN}}$ (see Figure 64). The circuit driving the AD9083 must be able to sink this common-mode current. To set the value of the current use the following equation:

$$
I_{S I N K}=\left(1.1 \mathrm{~V}-V_{C M}\right) /\left(R_{I N}\right)
$$



Figure 64. Input Stage of the AD9083 Showing the Common Mode Voltage Generation

The AD9083 can also be configured for ac-coupled applications. In this case, the output of the ac-coupling capacitor is biased to 1.1 V by the input circuit (see Figure 65).


Figure 65. AC-Coupled Application Using the AD9083
Setting the device so that $\mathrm{V}_{\mathrm{CM}}=0.7 \mathrm{~V}$ is recommended for optimum performance. However, the device can function over a wider range with reasonable performance.

## Input Termination

A differential input termination can be enabled via the SPI register. This termination value can be either $100 \Omega, 200 \Omega$, or high impedance. On-chip foreground calibration is performed after startup to reduce the device to device variation of resistor and capacitor values due to tolerances associated with the device process. This calibration improves the termination value tolerances, as well as the LPF tolerances discussed previously


Figure 66. Programmable Input Termination of the AD9083

## Input Signal Overload

Unlike a traditional CTSD ADC, the AD9083 ADC saturates much like a flash converter. The ADC does not become unstable (as with a traditional CTSD ADC), and the recovery time is one clock cycle.

## CLOCK INPUTS

The AD9083 ADC sample clock is generated by using the on-chip, integrated, integer PLL VCO by providing a reference clock signal to the CLK $\pm$ differential inputs (Pin K3 and Pin J3). Clock multiplying employs the on-chip ADC PLL that accepts a reference clock operating at a submultiple of the desired ADC sample rate. The operating range of the clock multiplier reference input is 50 MHz to 500 MHz . The PLL then multiplies the reference clock up to the desired ADC sample clock frequency, which generates all the clocks within the AD9083. The block diagram of the on-chip PLL is shown in Figure 68.
The AD9083 contains a low jitter, differential clock receiver that is capable of interfacing directly to a differential clock source. The input is self biased with a nominal impedance of $100 \Omega$. It is recommended that the clock source be ac-coupled to the CLK $\pm$ input pins. Improved phase noise performance can be achieved with a higher clock input level. The quality of the clock source, as well as its interface to the AD9083 clock input, directly impacts ac performance. Select the phase noise and spur characteristics of the clock source to meet the target application requirements. The typical phase noise performance of the on-chip PLL when clocking the AD9083 at a 2 GHz sample rate is shown in Figure 67.


Figure 67. AD9083 On-Chip PLL Phase Noise vs. Frequency Offset, 2 GHz ADC Sample Rate, On-Chip DDC Enabled

For optimal performance of the on-chip PLL, connect a low ESR, low ESL, X7R dielectric, $2.2 \mu \mathrm{~F}$ capacitor between the REG_VCO pin and GND. Additionally, connect a C0G or NP0 dielectric, 33 nF capacitor between the VCOARSE_VCO pin and GND. Place these capacitors as close to the AD9083 chip as possible to avoid any external noise coupling.


Figure 68. AD9083 Clock Path Block Diagram

## POWER MODES

The AD9083 features low power modes that enable powering down certain blocks of the AD9083, or the entire chip, based on trade-offs between power saving achieved and wake-up time to full power on. These sections discuss the power-down modes available within the AD9083. All modes are controlled via the SPI.

## Full Power-Down Mode

In full power-down mode, almost all of the blocks within the AD9083 are held in low power mode, resulting in the highest power saving. However, this power saving results in slow wakeup times. The ADC internal reference, on-chip clock PLL, and the JESD204B PLL are powered on. On release of this mode, the ADC must undergo recalibration. The on-chip clock PLL and the JESD204B PLL must undergo relocking to achieve normal performance.

## Standby Mode

In standby mode, some of the blocks are kept running while others are held in a clock gated mode, resulting in medium power saving, but faster wake-up time compared to full powerdown mode. The ADC cores, on-chip clock PLL, JESD204B PLL, and digital outputs are kept powered on. The digital and JESD204B framer blocks are clock gated. The JESD204B link must be reinitialized on release of this mode.

## Power-On Mode

Power-on mode is the normal operation mode for the AD9083. All blocks within the AD9083 are powered up and running at rated frequency. However, to further reduce power during normal operation, digital portions that do not need to be running can be selectively clock gated. For example, if the application only requires one numerically controlled oscillator ( NCO )/mixer, the other two NCOs/mixers can be disabled. The same principle applies to the JESD204B lanes. The unused lanes can be powered down.

## TEMPERATURE DIODE

The AD9083 contains diode-based temperature sensors. The output voltages of these diodes correspond to the temperature of the silicon. There is a pair of diodes, one of which is $20 \times$ the size of the other. It is recommended to use both diodes to obtain an accurate estimate of the die temperature. For more information, see the AN-1432 Application Note, Practical Thermal Modeling and Measurements in High Power ICs. The temperature diode voltages can be exported to the TD pin using the SPI (see Figure 69).


## DIGITAL SIGNAL PROCESSING OVERVIEW

The CTSD ADC includes a digital processing block between the CTSD ADC output and the JESD204 transmitter core. The digital signal processing block can filter and translate IF to zero IF signals suitable for post processing by the host without any loss of dynamic range. This block includes a programmable CIC decimation filter, a mixer with NCO, and a highly programmable, multistage decimation FIR filter. Figure 70 shows a simplified diagram of the digital functional block. For clarity, Figure 70 does not show the digital datapath routing options, which are described in the Signal Processing Tile section.


Figure 70. Simplified Diagram of the Digital Functional Block
The CTSD ADC provides a highly oversampled digital output representing the desired IF signal pass band and the out-ofband shaped noise. Figure 71 shows the spectrum of the raw ADC output.


Figure 71. Spectrum of the Raw ADC Output
The digital signal path first filters and decimates the ADC output data by Nx. It is necessary to remove the majority of the out of band quantization noise before any clock rate reduction or frequency translation. Figure 72 shows the decimator output frequency spectrum.


Figure 72. Frequency Spectrum of the Decimator Output
Next, the DDC can be enabled to perform a frequency translation. Typically, this frequency translation is from a middle IF down to zero IF or very low IF. Figure 73 shows a representative of the output spectrum of the DDC output.


Figure 73. Output Spectrum of the DDC Output
Finally, the FIR can filter and downsample the baseband signal to a much lower data rate suitable for transfer via the JESD204B interface. Figure 74 shows a representative of the output spectrum of the FIR filter output of a baseband signal.


Figure 74. Output Spectrum of the FIR Filter Output of a Baseband Signal
Care must be taken when selecting the JESD204B output data format. Both 12- and 16-bit data modes are available, and the user must be careful to select a word length that does not add significant truncation noise to the baseband signal. Very narrow-band baseband applications may see high SNR values in the FIR output data. In all cases, the truncation noise density is well below the baseband NSD.

The following equation shows the quantization noise density for truncation errors:

$$
N S D_{\text {TRUNCATION }}=20 \log _{10}\left(2^{\text {BTTS }}\right)+10 \log _{10}\left(B W_{\text {BASEBAND }}\right)
$$

For example, with 12-bit JESD204B data and a 2 MHz baseband bandwidth, the truncation error NSD is only -135 dBFS , which is well above the ADC noise floor. In this narrow-band example, 16 bits are required to reduce the truncation error to -159 dBFS , which is well below the ADC noise level under all IF conditions.


Figure 75. Example Showing ADC Noise Unaffected by Truncation Error
Truncation error that is well above the ADC noise floor may not only add to the noise floor but may also add spurious content when the truncation noise is correlated with the input signal.


Figure 76. Example Showing ADC Noise Affected by Truncation Error

## SIGNAL PROCESSING TILE

Each ADC has a signal processing tile to filter out of band shaped noise from the $\Sigma-\triangle \mathrm{ADC}$ and to reduce the sample rate, resulting in 16 total tiles (see Figure 77).
Each tile contains a CIC filter and a DDC with multiple FIR decimation filters, known as the decimate by J filter block. The decimate by J filter block can be used with or without the quadrature mixer/NCO. For data gating applications, there are up to three quadrature DDC channels using an averaging filter, G, that selects and decimates the data.

Each processing block has control lines that allow the block to be independently enabled and disabled to provide the desired processing function. Multiplexers are enabled within the processing tile to send the data appropriate to the application use case. The register bits responsible for datapath selection by the multiplexors are shown in Figure 67.

There are three $\mathrm{NCOs}\left(\mathrm{NCO}_{0}\right.$ to $\left.\mathrm{NCO}_{2}\right)$ available for the signal processing tile, one for each mixer. $\mathrm{NCO}_{2}$ and $\mathrm{NCO}_{3}$ are only used when the device is configured for data gating. The same three NCOs are used for all 16 signal processing tiles.
The signal processing tile can be configured to output either real data or complex output data. The output is complex when using the mixer. The signal processing tile outputs a 16-bit
stream. To enable this operation, the converter number of bits, N , is set to a default value of 16 .
For typical high performance RF applications, the ADC can provide either a real output for zero IF inputs, or a quadrature output for low IF inputs. The datapath through the signal processing tile uses the multiple FIR decimate by J filters with optional frequency translation using the mixer/ $\mathrm{NCO}_{0}$ block. This datapath is referred to as the nonburst mode datapath.

For applications using stepped frequency modulation bursts (SFCW), time must be allowed for settling. Data gating is used to select the number valid samples (G) of the pulse burst for averaging prior to decimation. Decimation reduces the data samples by $1 / \mathrm{H}$. This datapath is referred to as the burst mode. In burst mode, each input channel is provided with three quadrature DDCs. All channels are programmed the same, but the individual DDCs and averaging FIR filters within a channel can be configured for a different frequency.

Due to the JESD204B output line rate limitation ( $16 \mathrm{Gbps} / \mathrm{lane}$ ) and the number of lanes available (four), care must be taken to ensure that the total throughput from all 16 signal processing tiles does not exceed the maximum allowable line rate. Therefore, not all combinations of CIC filter decimation, J decimation, or averaging (H) decimation are supported.


## CASCADED INTEGRATOR COMB (CIC) FILTER

Data from each ADC is sent to the CIC filter. The CIC filter can be bypassed, and the ADC data sent to the DDCs to decimate the data. This is enabled by writing a 1 to the DECI_ADC_ DATA bit (Bit DB4) in the DP_CTRL register. In this mode, the mixer is bypassed. Therefore, there is no frequency shifting available.

The frequency response of the CIC filter built in to the AD9083 is identical to that of a second-order moving average filter of Length N , where N is the decimation rate. The decimation rates allowed are $4 \times, 8 \times$, or $16 \times$, based on the setting. The output of the CIC filter is a single 16-bit data sample at a rate of $\mathrm{f}_{\mathrm{s}} / \mathrm{N}$ where $\mathrm{f}_{\mathrm{s}}$ is the ADC sample rate and N is the CIC decimation ratio setting.
The response of the CIC filter under different decimation settings is shown in Figure 78. The response is normalized to the ADC sample frequency ( $\mathrm{f}_{\mathrm{s}}$ ). This normalization helps the end user with frequency planning. For example, if the $\mathrm{ADC} \mathrm{f}_{\mathrm{s}}$ is 2 GSPS, a fundamental frequency placed at 100 MHz incurs CIC losses of $1.09 \mathrm{~dB}, 4.77 \mathrm{~dB}$, and 25.17 dB for CIC decimation ratios of $4 \times, 8 \times$, and $16 \times$, respectively. Therefore, for this application use case, it is best to select a CIC decimation ratio of $4 \times$ and rely on the DDC decimation to further decimate the data.


Figure 78. CIC Filter Response for Decimation Ratio $=4 \times, 8 \times$, and $16 \times$; Normalized to $f_{s}$

Adjust the CIC droop with a programmable gain adjustment. For each sample frequency, the tones are at different frequency values and the value of droop correction required is different. Figure 79 shows the droop characteristics to a finer detail.


Figure 79. Zoomed in Image of the CIC Filter Response Shown in Figure 78; Normalized to $f_{s}$

The AD9083 digital datapath has a block that can be used to program the gain to compensate for the droop. Based on the application and the input frequency, the user can program the appropriate gain to compensate for the loss through the CIC filter. The gain setting to compensate for the loss is calculated as follows

$$
\text { Fractional Bit Calculation } \geq \operatorname{frac}\left(10^{(- \text {Droop/20) })} \times 2^{10}\right.
$$

For example, if the input frequency is 25 MHz , Table 18 shows the gain setting needed to compensate for the droop for the various CIC decimation ratios for various frequencies. As shown in Figure 79, the CIC roll-off must be considered when designing the AD9083 in a system. As a general rule, keep the IF to within $20 \%$ of the output data rate. For example, if the highest frequency in the system is 100 MHz , then a CIC decimation of $4 \times$ is recommended. Conversely, if a CIC decimation of $16 \times$ is chosen, keep the IF below 25 MHz .
The CIC gain is programmed as an unsigned 4.10 word. The first four bits represent the integer portion of the gain, and the following 10 bits represent the fraction portion of the gain.

Table 18. Example Gain Compensation Settings for various CIC filter Roll-Off Values; fs $=\mathbf{2} \mathbf{G H z}$

| Frequency <br> $(\mathbf{M H z})$ | 4× Decimation |  | 8× Decimation |  |
| :--- | :--- | :--- | :--- | :--- |
|  | CIC Droop (dB) | Gain Compensation (Unsigned 4.10) | CIC Droop (dB) | Gain Compensation (Unsigned 4.10) |
| 25 | -0.0669177 | $0001 \_00 \_0000 \_1000$ | -0.28 | $0001 \_00 \_0010 \_0010$ |
| 50 | -0.2687053 | $0001 \_00 \_0010 \_0000$ | -1.14 | $0001 \_00 \_1001 \_0000$ |

## NONBURST MODE DATAPATH

Figure 80 shows the signal processing configuration in the nonburst mode datapath. The input data can be direct from the ADC or via the output of the CIC filter. The datapath uses multiplexers configurable by the DP_CTRL register (Register 0x116) to appropriately route the data. The multiplexer control bits are shown in Figure 80.

- The NO_DDC_MODE bit (Register 0x0116, Bit 1) of the DP_CTRL register bypasses the $\mathrm{NCO} /$ mixer where frequency translation is not required.
- The BURST_MODE bit (Register 0x0116, Bit 2]) of the DP_CTRL register) selects the decimate by J filter block.


Figure 80. Nonburst Mode Datapath Within the Signal Processing Tile Following Each ADC Channel (1 of 16)

## Decimate by J Filters

After the frequency translation stage, there are multiple decimation filter stages that reduce the output data rate. After the carrier of interest is tuned down to dc (carrier frequency = 0 Hz ), these filters efficiently lower the sample rate, while providing sufficient alias rejection from unwanted adjacent carriers around the bandwidth of interest.
When the decimate by J block is supplied with direct data from the ADC, there is no mixing option. Only decimation occurs. The valid J decimation options are determined by the path before the decimate by J block. Table 19 lists the available J decimation options determined by the input data path.

The decimate by J block supports decimation ratios of $1,4,8,10$, 12, 16, 20, 24, 30, 40, and 60, as shown in Table 19.
Decimation rates of $1,4,10$, and 30 are valid only when CIC is not bypassed (for example, DECI_ADC_DATA is equal to 0 ).

Figure 81 shows the detailed block diagram of the Decimate by J filters.

Table 12 describes the filter characteristics of the different FIR filter blocks.

Table 21 shows the different filter configurations selectable by including different filters. In all cases, the decimate by J filtering stage provides $81.4 \%$ of the available output bandwidth, $< \pm 0.005 \mathrm{~dB}$ of pass-band ripple, and $>100 \mathrm{~dB}$ of stop band alias rejection. Table 22 shows the coefficients for the various finite impulse response (FIR) filters used in the AD9083.


Figure 81. Decimate by J Filters Block Diagram
Table 19. J Decimation Rate

| CIC Filter and NCOO/Mixer Bypassed | CIC Filter Enabled and NCOO/Mixer <br> (DECI_ADC_DATA = 1 and <br> Bypassed (DECI_ADC_DATA $=\mathbf{0}$ and <br> NO_DDC_MODE = 1) | CIC Filter and NCOO/Mixer Enabled <br> (DECI_ADC_DATA $=0$ and <br> NO_DDC_MODE = 1) |
| :--- | :--- | :--- |
| Invalid | 1 (bypass mode) | 1 (bypass mode) |
| Invalid | 4 | 4 |
| 8 | 8 | 8 |
| Invalid | 10 | Invalid |
| 12 | 12 | Invalid |
| 16 | 16 | 16 |
| 20 | 20 | Invalid |
| 24 | 24 | Invalid |
| 40 | 40 | Invalid |
| Invalid | 30 | Invalid |
| 60 | 60 | Invalid |

Table 20. Decimation Filter Characteristics

| Filter Name | Decimation Ratio | Pass Band <br> $(\mathbf{r a d} / \mathbf{s e c})$ | Stop Band (rad/sec) | Pass-Band Ripple (dB) | Stop Band Rejection (dB) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| HB4 | 2 | $0.1 \times \pi / 2$ | $\pi / 2 \times 1.9$ | $< \pm 0.001$ | $>100$ |
| HB3 | 2 | $0.2 \times \pi / 2$ | $\pi / 2 \times 1.8$ | $< \pm 0.001$ | $>100$ |
| HB2 | 2 | $0.4 \times \pi / 2$ | $\pi / 2 \times 1.6$ | $< \pm 0.001$ | $>100$ |
| HB1 | 2 | $0.8 \times \pi / 2$ | $\pi / 2 \times 1.2$ | $< \pm 0.001$ | $>100$ |
| TB3 | 3 | $0.3 \times \pi / 3$ | $\pi / 3 \times 1.8$ | $< \pm 0.001$ | $>100$ |
| PB2 | 5 | $0.4 \times \pi / 5$ | $\pi / 5 \times 1.6$ | $< \pm 0.001$ | $>100$ |

AD9083

Table 21. DDC Filter Configurations

| DDC Input Sample Rate ${ }^{1}$ | DDC Filter Configuration | Decimation Ratio | Output Bandwidth |
| :---: | :---: | :---: | :---: |
| fiN | Not applicable | 1 | $-\mathrm{ffiN}_{\text {If }}$ to $+\mathrm{fiN}^{\text {d }}$ |
|  | $\mathrm{HB} 1+\mathrm{HB} 2$ | 4 | $0.814 \times\left(-\mathrm{fiN}^{\mathrm{N}} / 4\right.$ to $\left.+\mathrm{fin}^{\mathrm{N}} / 4\right)$ |
|  | $\mathrm{HB} 1+\mathrm{HB} 2+\mathrm{HB} 3$ | 8 | $0.814 \times\left(-\mathrm{f}_{\mathbb{N}} / 8\right.$ to $\left.+\mathrm{ff}_{\mathbb{N}} / 8\right)$ |
|  | $\mathrm{HB} 1+\mathrm{PB} 2$ | 10 | $0.814 \times\left(-\mathrm{f}_{\mathrm{N}} / 10\right.$ to $\left.+\mathrm{ffiN}^{\mathrm{I}} / 10\right)$ |
|  | $\mathrm{HB} 1+\mathrm{HB} 2+\mathrm{TB} 3$ | 12 | $0.814 \times\left(-\mathrm{fiN}^{\mathrm{N}} / 12\right.$ to $\left.+\mathrm{fin}_{\mathrm{I}} / 12\right)$ |
|  | $\mathrm{HB} 1+\mathrm{HB} 2+\mathrm{HB} 3+\mathrm{HB} 4$ | 16 | $0.814 \times\left(-f_{\mathbb{N}} / 16\right.$ to $\left.+\mathrm{ffiN}^{\mathrm{I}} / 16\right)$ |
|  | $\mathrm{HB} 1+\mathrm{PB} 2+\mathrm{HB} 3$ | 20 | $0.814 \times\left(-f_{\mathbb{N}} / 20 \text { to }+f_{\mathbb{N}} / 20\right)$ |
|  | $\mathrm{HB} 1+\mathrm{HB} 2+\mathrm{TB} 3+\mathrm{HB} 4$ | 24 | $0.814 \times\left(-f_{\mathbb{N}} / 24 \text { to }+f_{\mathbb{I}} / 24\right)$ |
|  | HB1 + PB2 + TB3 | 30 | $0.814 \times\left(-\mathrm{fiN}^{\mathrm{N}} / 30\right.$ to $\left.+\mathrm{ffiN}^{\mathrm{N}} / 30\right)$ |
|  | $\mathrm{HB} 1+\mathrm{PB} 2+\mathrm{HB} 3+\mathrm{HB} 4$ | 40 | $0.814 \times\left(-\mathrm{f}_{\mathrm{N}} / 40\right.$ to $\left.+\mathrm{ffiN}^{1} / 40\right)$ |
|  | $\mathrm{HB} 1+\mathrm{PB} 2+\mathrm{TB} 3+\mathrm{HB} 4$ | 60 | $0.814 \times\left(-\mathrm{f}_{\mathbb{N}} / 60\right.$ to $\left.+\mathrm{ff}_{\mathrm{I}} / 60\right)$ |

${ }^{1} f_{\text {IN }}=f_{s} /$ CIC_DEC_RATIO, where $f_{s}$ is the ADC sample rate.

Table 22. DDC Filter Coefficients for Various FIR Filters in the AD9083

| Coefficient Number | HB1 | HB2 | HB3 | HB4 | TB3 | PB2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 21'h1FFFF4 | 19'h000B4 | 17'h1FF91 | 19'h006D2 | 17'h00000 | 20'h00000 |
| 2 | 21'h00000 | 19'h00000 | 17'h00000 | 19'h00000 | 17'h00000 | 20'hFFFF9 |
| 3 | 21'h00002C | 19'h7FA7E | 17'h0039C | 19'h7CBA8 | 17'h1FFE4 | 20'hFFFEE |
| 4 | 21 h00000 | 19'h00000 | 17'h00000 | 19 'h00000 | 17'h1FFA8 | 20'hFFFE6 |
| 5 | 21'h1FFF8C | 19'h01766 | 17'h1EFC4 | 19'h12D86 | 17'h00000 | 20'h00000 |
| 6 | 21'h00000 | 19'h00000 | 17'h00000 | 19 h 20000 | 17'h001F8 | 20'h0005A |
| 7 | 21'h000102 | 19'h7B3EB | 17'h04D0F | 19'h12D86 | 17'h003F0 | 20'h000F6 |
| 8 | 21'h00000 | 19'h00000 | 17'h08000 | 19 'h00000 | 17'h00000 | 20'h0018A |
| 9 | 21'h1FFDFC | 19'h1397E | 17'h04D0F | 19'h7CBA8 | 17'h1F352 | 20'h00178 |
| 10 | 21'h00000 | 19'h20000 | 17'h00000 | 19 'h00000 | 17'h1EAB6 | 20'h00000 |
| 11 | 21'h0003B4 | 19'h1397E | 17'h1EFC4 | 19'h006D2 | 17'h00000 | 20'hFFCD0 |
| 12 | 21'h00000 | 19'h00000 | 17'h00000 |  | 17'h03E55 | 20'hFF8B0 |
| 13 | 21'h1FF9A0 | 19'h7B3EB | 17'h0039C |  | 17'h088D8 | 20'hFF5DC |
| 14 | 21'h00000 | 19'h00000 | 17'h00000 |  | 17'h0AAAA | 20'hFF77C |
| 15 | 21'h000A6E | 19'h01766 | 17'h1FF91 |  | 17'h088D8 | 20'h00000 |
| 16 | 21'h00000 | 19'h00000 |  |  | 17'h03E55 | 20'h00F00 |
| 17 | 21'h1FEFA7 | 19'h7FA7E |  |  | 17'h00000 | 20'h01F90 |
| 18 | 21'h00000 | 19'h00000 |  |  | 17'h1EAB6 | 20'h02894 |
| 19 | 21'h0018C0 | 19'h000B4 |  |  | 17'h1F352 | 20'h01FF2 |
| 20 | 21'h00000 |  |  |  | 17'h00000 | 20'h00000 |
| 21 | 21'h1FDB90 |  |  |  | 17'h003F0 | 20'hFCD26 |
| 22 | 21'h00000 |  |  |  | 17'h001F8 | 20'hF98A4 |
| 23 | 21 'h003492 |  |  |  | 17'h00000 | 20'hF7DEE |
| 24 | 21'h00000 |  |  |  | 17'h1FFA8 | 20'hF9A1E |
| 25 | 21'h1FB50C |  |  |  | 17'h1FFE4 | 20'h00000 |
| 26 | 21'h00000 |  |  |  | 17'h00000 | 20'h0AD60 |
| 27 | 21'h006AD4 |  |  |  | 17'h00000 | 20'h186CA |
| 28 | 21'h00000 |  |  |  |  | 20'h25CC0 |
| 29 | 21'h1F64EC |  |  |  |  | 20'h2F99B |
| 30 | 21'h00000 |  |  |  |  | 20'h33330 |
| 31 | 21'h00ED96 |  |  |  |  | 20'h2F99B |
| 32 | 21'h00000 |  |  |  |  | 20'h25CC0 |
| 33 | 21'h1E5BAE |  |  |  |  | 20'h186CA |
| 34 | 21'h00000 |  |  |  |  | 20'h0AD60 |
| 35 | 21'h0512F9 |  |  |  |  | 20'h00000 |


| Coefficient Number | HB1 | HB2 | HB3 | HB4 | TB3 | PB2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 36 | 21'h080000 |  |  |  |  | 20'hF9A1E |
| 37 | 21'h0512F9 |  |  |  |  | 20'hF7DEE |
| 38 | 21'h00000 |  |  |  |  | 20'hF98A4 |
| 39 | 21'h1E5BAE |  |  |  |  | 20'hFCD26 |
| 40 | 21'h00000 |  |  |  |  | 20'h00000 |
| 41 | 21'h00ED96 |  |  |  |  | 20'h01FF2 |
| 42 | 21'h00000 |  |  |  |  | 20'h02894 |
| 43 | 21'h1F64EC |  |  |  |  | 20'h01F90 |
| 44 | 21'h00000 |  |  |  |  | 20'h00F00 |
| 45 | 21'h006AD4 |  |  |  |  | 20'h00000 |
| 46 | 21'h00000 |  |  |  |  | 20'hFF77C |
| 47 | 21'h1FB50C |  |  |  |  | 20'hFF5DC |
| 48 | 21'h00000 |  |  |  |  | 20'hFF8B0 |
| 49 | 21'h003492 |  |  |  |  | 20'hFFCD0 |
| 50 | 21'h00000 |  |  |  |  | 20'h00000 |
| 51 | 21'h1FDB90 |  |  |  |  | 20'h00178 |
| 52 | 21'h00000 |  |  |  |  | 20'h0018A |
| 53 | 21'h0018C0 |  |  |  |  | 20'h000F6 |
| 54 | 21'h00000 |  |  |  |  | 20'h0005A |
| 55 | 21'h1FEFA7 |  |  |  |  | 20'h00000 |
| 56 | 21'h00000 |  |  |  |  | 20'hFFFE6 |
| 57 | 21'h000A6E |  |  |  |  | 20'hFFFEE |
| 58 | 21'h00000 |  |  |  |  | 20'hFFFF9 |
| 59 | 21'h1FF9A0 |  |  |  |  | 20'h00000 |
| 60 | 21'h00000 |  |  |  |  |  |
| 61 | 21'h0003B4 |  |  |  |  |  |
| 62 | 21'h00000 |  |  |  |  |  |
| 63 | 21'h1FFDFC |  |  |  |  |  |
| 64 | 21'h00000 |  |  |  |  |  |
| 65 | 21 'h000102 |  |  |  |  |  |
| 66 | 21'h00000 |  |  |  |  |  |
| 67 | 21'h1FFF8C |  |  |  |  |  |
| 68 | 21'h00000 |  |  |  |  |  |
| 69 | 21'h00002C |  |  |  |  |  |
| 70 | 21'h00000 |  |  |  |  |  |
| 71 | 21'h1FFFF4 |  |  |  |  |  |

## BURST MODE DATAPATH

Figure 82 shows the block diagram for the burst mode datapath of one signal processing tile of the AD9083. The data from the CIC filter can be sent to three DDCs channels simultaneously at a rate of $\mathrm{f}_{\mathrm{s}} / \mathrm{N}(\mathrm{N}=4,8,16)$. Each DDC has a mixer fed with a 7 -bit NCO that can be used to tune the outputs to dc. The number of DDCs used is programmable. The NCOs can be programmed to different frequencies, enabling frequency translations for up to three tones. The number of tones is defined in the

NUM_TONES bits (Bits[DB6:5]) in the DP_CTRL register (Register 0x116). The averaging filter uses a programmable number of last valid samples of the pulse burst equal to $G$ and a programmable decimation value equal to H . The timing of the burst is derived from either the TRIG input or the SYSREF.

In burst mode, the decimate by J filter block is bypassed. This bypass is enabled by the BURST_MODE bit (Bit DB2) in the DP_CTRL register.


Figure 82. Averaging Filter Example Showing the Datapath

## AVERAGING FILTERS

The averaging filters are used in the burst mode datapath. In contrast to traditional decimation filters, the averaging filters are designed for determining the phase and amplitude of a single continuous wave (CW) tone of a known frequency. The filters average G samples when the data is stable within every H window.


Figure 83. Averaging Filter
With the averaging filters, the user has the option to provide up to three different CW tones. The filters in each signal processing tile can use up to three NCOs. The three NCOs are shared by each of the channels. For example, Channel 15 must use the same three frequencies as Channel 2.
When using the burst mode datapath along with multiple CW tones, the frequencies of the tones $\left(\mathrm{f}_{\mathrm{K}}\right)$ must be calculated per the following equation:

$$
f_{K}=K \times \frac{f_{S}}{N \times G}
$$

where:
$f_{s}$ is the sample frequency.
$N$ is the CIC N decimation.
$G$ is the $G$ value.
$K=1,2$, or 3 for Frequency 1, Frequency 2, or Frequency 3, respectively.

The supported values for $G$ are 8 and 16 . If $G$ is 8 , the supported H values are $12,14,16,18$. For a G value of 16 , the supported H values are 24, 28, 32, 36.

## Averaging Filter Example

In this example, the sample rate is $1.6 \mathrm{GSPS}, \mathrm{N}$ decimation $=4$, and $\mathrm{G}=16$ :

- $\mathrm{f}_{\mathrm{NCOI}}=1 \times(1.6 \mathrm{e} 9 /(4 \times 16))=25 \mathrm{MHz}$.
- $\mathrm{f}_{\mathrm{NCO}}=2 \times(1.6 \mathrm{e} 9 /(4 \times 16))=50 \mathrm{MHz}$.
- $\mathrm{f}_{\mathrm{NCO}}=3 \times(1.6 \mathrm{e} 9 /(4 \times 16))=75 \mathrm{MHz}$.

Placing the frequencies like this is necessary to ensure that the two unwanted frequencies are located at the filter nulls of the selected NCO frequency and are removed. In the example shown, $\mathrm{NCO}_{0}$ only allows the 25 MHz tone through, while nulling out the 50 MHz and 75 MHz tones. Similarly, $\mathrm{NCO}_{1}$ only allows the 50 MHz tone through, while nulling out the 25 MHz and 75 MHz tones. See Figure 84 for the averaging filter frequency response at each stage of the datapath.

- $\mathrm{f}_{\mathrm{S}}=1.6$ GSPS, CIC decimation $=8, \mathrm{G}=16$, H decimation $=24$.

In each case, the input frequency being observed must be identical to the NCO frequency, meaning that the output of the ADC appears to be dc. By looking at the dc values of the I and Q outputs, the phase and amplitude of the original CW tone can be determined.


Figure 84. Averaging Filter Example Frequency Response

## MIXERS

For nonburst mode RF applications, $\mathrm{DDC}_{0}$ using $\mathrm{NCO}_{0} /$ mixer for frequency translation can be selected. In applications where real data outputs are required, the mixer can be bypassed.
For data gating applications using burst mode, there are three mixers available. These mixers are supplied by NCOs that can be set to three different frequencies, enabling multiple frequency translations (see the Averaging Filters section).

## NCO FTW DESCRIPTION

There are three identical NCOs in the AD9083: $\mathrm{NCO}_{0}$ to $\mathrm{NCO}_{2}$. Each NCO enables the frequency translation process by creating a complex exponential frequency ( $\mathrm{e}^{-\mathrm{j} \omega \mathrm{t}}$ ), which can be mixed with the input spectrum to translate the desired frequency band of interest to dc, where it can be filtered by the subsequent LPF blocks to prevent aliasing. The NCO frequency tuning word (FTW) is 7 -bits wide. The NCO output is 12 -bits. All 16 signal processing tiles use the outputs from the same three $\mathrm{NCOs}\left(\mathrm{NCO}_{0}\right.$ to $\left.\mathrm{NCO}_{2}\right)$.
The NCO FTW can be calculated by the following equation:

$$
N C O_{-} F T W=\text { floor }\left(2^{7} \frac{\bmod \left(f_{C}, f_{I N}\right)}{f_{I N}}\right)
$$

where:
NCO_FTW is the 7-bit twos complement number representing the NCO FTW.
$f_{\mathrm{C}}$ is the desired carrier frequency.
$f_{\mathrm{IN}}$ is the input frequency to the DDC.

$$
f_{I N}=\frac{f_{S}}{C I C_{-} D E C_{-} \text {RATIO }}
$$

where CIC_DEC_RATIO is the CIC decimation ratio and can be $1,4,8$, or 16 .
$\bmod (x)$ is a remainder function. For example $\bmod (110,100)=$
10 and for negative numbers, $\bmod (-32,10)=-2$.
floor $(\mathrm{x})$ is defined as the largest integer less than or equal to x . For example, floor(3.6) $=3$.

## Example FTW Calculation

In this example, the ADC sample rate ( $\mathrm{f}_{\mathrm{s}}$ ) is 2 GHz .
CIC_DEC_RATIO is set to 4 . The desired $\mathrm{f}_{\mathrm{C}}$ is 100 MHz . Plugging in the following values to the equation above yields an NCO_FTW value of 26.

## $f_{C}$ Calculation from FTW

The actual $f_{c}$ from the example above can be calculated as follows:

$$
\text { Actual }_{-} f_{C}=\frac{N C O \_F T W \times f_{I N}}{2^{7}}
$$

For the example listed above, the actual tuning frequency is

$$
\text { Actual }_{-} f_{C}=\frac{26 \times\left(\frac{2 \mathrm{GHz}}{4}\right)}{2^{7}}=101.5625 \mathrm{MHz}
$$

The example in this section shows that, even though the requested frequency is 100 MHz , the actual tuning frequency is about $1.5 \%$ off the actual value. It is important that the system
designer be aware of this phenomenon and adjust the frequency plan of the logic device. One way to increase this resolution is to increase the CIC decimation ratio. In the previous example, if the CIC decimation ratio is increased to 8 (instead of 4), the NCO_FTW results in a value of 51, which calculates to 99.6094 MHz . This frequency only varies from the actual requested frequency of 100 MHz by $\sim 0.4 \%$. However, choosing this frequency plan results in an increased CIC filter droop, as shown in Figure 78. Therefore, care must be taken to choose the appropriate ADC sample rates, CIC decimation ratio, and the NCO frequency tuning word.

## DIGITAL OUTPUTS

The AD9083 digital outputs are designed to the JEDEC standard JESD204B, serial interface for data converters. JESD204B is a protocol to link the AD9083 to a digital processing device over a serial interface with lane rates of up to 16 Gbps . The benefits of the JESD204B interface over LVDS include a reduction in required board area for data interface routing, and an ability to enable smaller packages for converter and logic devices.

## JESD204B OVERVIEW

The JESD204B data transmit block assembles the parallel data from the ADC into frames and uses 8 -bit/10-bit encoding as well as optional scrambling to form serial output data. Lane synchronization is supported through the use of special control characters during the initial establishment of the link. Additional control characters are embedded in the data stream to maintain synchronization thereafter. A JESD204B receiver is required to complete the serial link. For additional details on the JESD204B interface, refer to the JESD204B standard.

The AD9083 JESD204B data transmit block maps up to sixteen physical ADCs or up to 96 virtual converters (when all the DDCs are enabled) over a link. A link can be configured to use one, two, or four JESD204B lanes. The JESD204B specification refers to a number of parameters to define the link, and these parameters must match between the JESD204B transmitter (the AD9083 output) and the JESD204B receiver (the logic device input).
The JESD204B link is described according to the following parameters:

- $\quad L$ is the number of lanes per converter device (lanes per link); $(\mathrm{AD} 9083$ value $=1,2,3$, or 4$)$
- $M$ is the number of converters per converter device (virtual converters per link) (AD9083 value $=16,32,96$ )
- F is the octets/frame (AD9083 value $=2,3,4,6,8,12,16$, $24,32,48,64,72$ or 96 )
- $\quad \mathrm{N}^{\prime}$ is the number of bits per sample (JESD204B word size) (AD9083 value $=12$ or 16 )
- N is the converter resolution
- CS is the number of control bits/sample $(\mathrm{AD} 9083$ value $=0,1,2$, or 3$)$
- K is the number of frames per multiframe (AD9083 value $=8,16$, or 32 )
- S is the samples transmitted/single converter/frame cycle $\left(\right.$ AD9083 value $=$ set automatically based on L, M, F, and $\left.\mathrm{N}^{\prime}\right)$
- HD is the high density mode (AD9083 = set automatically based on L, M, F, and $\mathrm{N}^{\prime}$ )
- CF is the number of control words/frame clock cycle/converter device $($ AD9083 value $=0)$

Figure 85 shows a simplified block diagram of the AD9083 JESD204B link. The AD9083 can be configured to use sixteen converters and four lanes. Data from all sixteen converters is output to SERDOUT0 $\pm$, SERDOUT1 $\pm$, SERDOUT2 $\pm$ and SERDOUT3 $\pm$. The AD9083 allows other configurations, such as combining the outputs of all converters onto a single lane. These modes are customizable, and can be set up via the SPI.

In the AD9083, if $\mathrm{N}^{\prime}=16$, the N -bit converter word from each converter is broken into two octets (eight bits of data). Bit $\mathrm{N}-1$ (MSB) through Bit N-8 are in the first octet. The second octet contains Bit N - 9 through Bit 0 (LSB), CS control bits (the CS parameter defines the number of control bits), and tail bits, if necessary, are appended to the LSB's to achieve N' number of bits in the JESD word. If tail bits are needed, they can be configured as zeros or a pseudorandom number sequence. Control bits can be used to indicate overrange, SYSREF $\pm$, or fast detect output.
For modes where $\mathrm{N}^{\prime}=12$, each of the $\mathrm{M} / \mathrm{L}$ samples on a lane are concatenated starting with sample 0 on lane 0 to create the F octets in each lane. If control bits are required, then N must equal $\mathrm{N}^{\prime}$ - CS.

The resulting octets can be scrambled. Scrambling is optional; however, it is recommended to avoid spectral peaks when transmitting similar digital data patterns. The scrambler uses a self-synchronizing, polynomial-based algorithm defined by the equation $1+\mathrm{x}^{14}+\mathrm{x}^{15}$. The descrambler in the receiver is a selfsynchronizing version of the scrambler polynomial.

The octets are then encoded with an 8 -bit/10-bit encoder. The 8 -bit/10-bit encoder works by taking eight bits of data (an octet) and encoding them into a 10 -bit symbol.


Figure 85. Transmit Link Simplified Block Diagram

## AD9083



Figure 86. Data Flow

## FUNCTIONAL OVERVIEW

The block diagram in Figure 86 shows the flow of data through the JESD204B hardware from the sample input to the physical output. The processing can be divided into layers that are derived from the open source initiative (OSI) model, widely used to describe the abstraction layers of communications systems. These layers are the transport layer, data link layer, and physical layer (serializer and output driver).

## Transport Layer

The transport layer handles packing the data (consisting of samples and optional control bits) into JESD204B frames that are mapped to 8 -bit octets. The packing of samples into frames are determined by the JESD204B configuration parameters for number of lanes ( L ), number of converters ( M ), the number of octets per lane per frame ( F ), the number of samples per converter per frame (S), and the number of bits in a nibble group (sometimes called the JESD204 word size - N').
Samples are mapped in order starting from Converter 0, then Converter 1, and so on until Converter M - 1. If S $>1$, each sample from the converter is mapped before mapping the samples from the next converter. Each sample is mapped into words formed by appending converter control bits, if enabled, to the LSBs of each sample. The words are then padded with tail bits, if necessary, to form nibble groups (NGs) of the appropriate size as determined by the $\mathrm{N}^{\prime}$ parameter. The following equation can be used to determine the number of tail bits within a nibble group (JESD204B word):

$$
T=N^{\prime}-N-C S
$$

## Data Link Layer

The data link layer is responsible for the low level functions of passing data across the link. These include optionally scrambling the data, inserting control characters during the initial lane alignment sequence (ILAS) and for frame and multiframe synchronization monitoring, and encoding 8-bit octets into 10 -bit symbols. The data link layer is also responsible for sending the ILAS, which contains the link configuration data used by the receiver to verify the settings in the transport layer.
The implementation of the data link layer is discussed in the JESD204B Link Establishment section.

## Physical Layer

The physical layer consists of the high speed circuitry clocked at the serial clock rate. In this layer, parallel data is converted into one, two, or four lanes of high speed differential serial data. The implementation of the Physical Layer is covered in the Physical Layer (Driver) Outputs section.

## JESD204B LINK ESTABLISHMENT

The AD9083 JESD204B transmitter (Tx) interface operates in Subclass 0 or Subclass 1 as defined in the JEDEC Standard JESD204B (July 2011 specification). The link establishment process is divided into the following steps: code group synchronization, initial lane alignment sequence, and user data and error correction.

## Code Group Synchronization (CGS)

CGS is the process by which the JESD204B receiver finds the boundaries between the 10-bit symbols in the stream of data. During the CGS phase, the JESD204B transmit block transmits /K/ characters (/K28.5/ symbols). The receiver must locate the $/ \mathrm{K} /$ characters in its input data stream using clock and data recovery (CDR) techniques.
The receiver issues a synchronization request by asserting the SYNCINB $\pm$ pin of the AD9083 low. The JESD204B Tx then begins sending $/ \mathrm{K} /$ characters. After the receiver has synchronized, it waits for the correct reception of at least four consecutive $/ \mathrm{K} /$ symbols. It then de-asserts SYNCINB $\pm$. The AD9083 then transmits an ILAS on the following local multiframe clock (LMFC) boundary.
For more information on the code group synchronization phase, refer to the JEDEC Standard JESD204B, July 2011, Section 5.3.3.1.
The SYNCINB $\pm$ pin operation can also be controlled by the SPI. The SYNCINB $\pm$ signal is a differential dc-coupled LVDS mode signal by default, but it can also be driven single-ended.
The SYNCINB $\pm$ pins can also be configured to run in CMOS (single-ended) mode by setting Bit 0 in Register 0x447. When running SYNCINB $\pm$ in CMOS mode, connect the CMOS SYNCINB signal to Pin 21 (SYNCINB+) and leave Pin 20 (SYNCINB-) disconnected.

## Initial Lane Alignment Sequence (ILAS)

The ILAS phase follows the CGS phase and begins on the next LMFC boundary after SYNCINB $\pm$ deassertion. The ILAS consists of four mulitframes, with an / $\mathrm{R} /$ character marking the beginning and an /A/ character marking the end. The ILAS begins by sending an /R/ character followed by 0 to 255 ramp data for one multiframe. On the second multiframe, the link configuration data is sent, starting with the third character. The second character is a /Q/ character to confirm that the link configuration data follows. All undefined data slots are filled with ramp data. The ILAS sequence is never scrambled.
The ILAS sequence construction is shown in Figure 87. The four multiframes include the following:

- Multiframe 1 begins with an /R/ character (/K28.0/) and ends with an /A/ character (/K28.3/).
- Multiframe 2 begins with an $/ \mathrm{R} /$ character followed by a /Q/ character (/K28.4/), followed by link configuration parameters over 14 configuration octets (see Table 23) and ends with an /A/ character. Many of the parameter values are of the value - 1 notation.
- Multiframe 3 begins with an /R/ character (/K28.0/) and ends with an /A/ character (/K28.3/).
- Multiframe 4 begins with an /R/ character (/K28.0/) and ends with an /A/ character (/K28.3/).


## User Data and Error Detection

After the initial lane alignment sequence is complete, the user data (ADC samples) is sent. During transmission of the user data, a mechanism called character replacement monitors the frame clock and multiframe clock alignment. This mechanism replaces the last octet of a frame or multiframe with an /F/ or /A/ alignment characters when the data meets certain conditions.

These conditions are different for unscrambled and scrambled data. The scrambling operation is enabled by default, but it can be disabled using the SPI.

For scrambled data, any 0 xFC character at the end of a frame is replaced by an $/ \mathrm{F} /$, and any $0 \times 7 \mathrm{C}$ character at the end of a multiframe is replaced with an /A/. The JESD204B receiver ( Rx ) checks for /F/ and / $\mathrm{A} /$ characters in the received data stream and verifies that they only occur in the expected locations. If an unexpected /F/ or /A/ character is found, the receiver handles the situation by using dynamic realignment or asserting the SYNCINB $\pm$ signal for more than four frames to initiate a resynchronization. For unscrambled data, if the final octet of two subsequent frames are equal, the second octet is replaced with an /F/ symbol if it is at the end of a frame, and an /A/ symbol if it is at the end of a multiframe.

Insertion of alignment characters can be modified using SPI. The frame alignment character insertion (FACI) is enabled by default.

## 8-Bit/10-Bit Encoder

The 8 -bit/10-bit encoder converts 8 -bit octets into 10 -bit symbols and inserts control characters into the stream when needed. The control characters used in JESD204B are shown in Table 23. The 8 -bit/10-bit encoding ensures that the signal is dc balanced by using the same number of ones and zeros across multiple symbols.
The 8-bit/10-bit interface has options that can be controlled via the SPI. These operations include bypass and invert. These options are troubleshooting tools for the verification of the digital front end (DFE). Refer to the Memory Map section, Register 0x2A3 (JTX_DL_204B_CONFIG0) for information on configuring the 8 -bit/10-bit encoder.


Figure 87. Initial Lane Alignment Sequence
Table 23. AD9083 Control Characters Used in JESD204B

| Abbreviation | Control Symbol | 8-Bit Value | 10-Bit Value, <br> RD $^{1}=\mathbf{- 1}$ | $\mathbf{1 0 - B i t}$ Value, <br> $\mathbf{R D}^{1}=+\mathbf{+ 1}$ | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| /R/ | /K28.0/ | 00011100 | 0011110100 | 1100001011 | Start of multiframe |
| /A/ | /K28.3/ | 01111100 | 0011110011 | 1100001100 | Lane alignment |
| /Q/ | /K28.4/ | 10011100 | 0011110100 | 1100001101 | Start of link configuration data |
| /K/ | /K28.5/ | 10111100 | 0011111010 | 1100000101 | Group synchronization |
| /F/ | /K28.7/ | 11111100 | 0011111000 | 1100000111 | Frame alignment |

[^3]

## PHYSICAL LAYER (DRIVER) OUTPUTS

## Digital Outputs, Timing, and Controls

The AD9083 physical layer consists of drivers that are defined in the JEDEC Standard JESD204B, July 2011. The differential digital outputs are powered up by default. The drivers use a dynamic $100 \Omega$ internal termination to reduce unwanted reflections.
Place a $100 \Omega$ differential termination resistor at each receiver input to result in a nominal $0.85 \times$ DVDD V p-p swing at the receiver (see Figure 88). The swing is adjustable through the SPI registers. AC coupling is recommended to connect to the receiver. See the Memory Map section (Register 0x402 to Register 0x409) for more details.
The AD9083 digital outputs can interface with custom ASICs and field programmable gate array (FPGA) receivers, providing superior switching performance in noisy environments. Single point-to-point network topologies are recommended with a single differential $100 \Omega$ termination resistor placed as close to the receiver inputs as possible.

If there is no far end receiver termination, or if there is poor differential trace routing, timing errors can result. To avoid such timing errors, it is recommended that the trace length be less than six inches, and that the differential output traces be close together and at equal lengths.

The format of the output data is twos complement by default. To change the output data format, see the Memory Map section Register 0x18A (OUT_FORMAT_SEL ).

## Deemphasis

Deemphasis enables the receiver eye diagram mask to be met in conditions where the interconnect insertion loss does not meet the JESD204B specification. Use the deemphasis feature only when the receiver is unable to recover the clock due to excessive insertion loss. Under normal conditions, it is disabled to conserve power. Additionally, enabling and setting too high a deemphasis value on a short link can cause the receiver eye diagram to fail. Use the deemphasis setting with caution because it can increase electromagnetic interference (EMI). See the Memory Map section (Register 0x413 to Register 0x422 in Memory Map) for more details.

## JTX PLL

The JTX PLL generates the serializer clock ( $\mathrm{f}_{\mathrm{LR}}$ ), which operates at the JESD204B lane rate. The status of the PLL lock can be checked in the PLL_STATUS register (Register 0x301), Bit 7 (JTX_PLL_LOCKED). This read only bit lets the user know if the PLL has achieved lock for the specific setup.

## SETTING UP THE AD9083 DIGITAL INTERFACE

The AD9083 has one JESD204B link. The serial outputs (SERDOUT0 $\pm$ to SERDOUT3 $\pm$ ) or lanes are considered to be part of one JESD204B link. The maximum lane rate allowed by the AD9083 is 16 Gbps .
The basic parameters that determine the link setup are

- AD9083 datapath (nonburst or burst mode)
- Number of converters per link (M).
- Number of lanes per link (L).
- $\quad \mathrm{N}^{\prime}$ is the number of bits per sample (JESD204B word size), $($ AD9083 value $=12$ or 16$)$.

The lane line rate is related to the JESD204B parameters using the following equation:

$$
\text { Lane Rate }=\frac{M \times N^{\prime} \times\left(\frac{10}{8}\right) \times f_{\text {out }}}{L}
$$

where:
$f_{\text {out }}=f_{s} /$ DECTOTAL.
$f_{s}$ is the ADC sample rate.
DECTOTAL is the total decimation rate of the signal processing tile.
Table 24 shows the JESD204B output configurations supported for the non-burst mode data path. Table 25 shows the JESD204B output configurations supported for burst mode data path. Take care to ensure that the serial line rate for a given configuration is within the supported range of 0.25 Gbps to 16 Gbps .

## JESD204B TRANSPORT LAYER SETTINGS

See the JESD204B Overview section for details regarding the transport layer information listed in Table 24 and Table 25.

Table 24. JESD2048 Output Configuration in Nonburst Mode Data

| No. of Virtual Converters Supported (Same Value as M) | JESD2048 Serial Lane Rate | CIC N | NCO/Mixer | Decimate by J | L | M | F | S | $\mathrm{N}^{\prime}$ | K |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | $160 \times$ fout | $\begin{aligned} & 4 \\ & 8 \\ & 16 \end{aligned}$ | Bypassed | $\begin{aligned} & 4,8,16 \\ & 4,8,16 \\ & 1,4,8,16 \end{aligned}$ | 1 | 8 | 16 | 1 | 16 | 32 |
|  | $120 \times$ fout | $\begin{aligned} & 4, \\ & 8 \\ & 16 \end{aligned}$ | Bypassed | $\begin{aligned} & 4,8,16 \\ & 4,8,16 \\ & 1,4,8,16 \end{aligned}$ | 1 | 8 | 12 | 1 | 12 | 32 |
|  | $80 \times \text { fout }$ | $\begin{aligned} & 4 \\ & 8 \\ & 16 \end{aligned}$ | Bypassed | $\begin{aligned} & 4 \\ & 1 \\ & 1 \end{aligned}$ | 2 | 8 | 8 | 1 | 16 | 32 |
|  | $60 \times$ fout | $\begin{aligned} & 4 \\ & 8 \\ & 16 \end{aligned}$ | Bypassed | 4 <br> 1 <br> 1 | 2 | 8 | 6 | 1 | 12 | 32 |
|  | $40 \times \text { fout }$ | $\begin{aligned} & 4 \\ & 8 \end{aligned}$ | Bypassed |  | 4 | 8 | 4 | 1 | 16 | 32 |
|  | $30 \times$ fout | $\begin{aligned} & 4 \\ & 8 \end{aligned}$ |  |  | 4 | 8 | 3 | 1 | 12 | 32 |
| 16 | $320 \times$ fout | 4 8 <br> 16 | Bypassed | $\begin{aligned} & 8,12,16,20,24,30,40,60 \\ & 4,8,10,12,16,20,24,30,40 \\ & 60 \\ & 4,8,10,12,16,20,24,30,40 \\ & 60 \end{aligned}$ | 1 | 16 | 32 | 1 | 16 | 32 |
|  |  | 1 |  | 20,40,60 |  |  |  |  |  |  |
|  | $240 \times$ fout | 4 | Bypassed | 10, 12, 20, 24, 30, 40, 60 | 1 | 16 | 24 | 1 | 12 | 32 |
|  |  | $\begin{aligned} & 8 \\ & 16 \end{aligned}$ |  | $\begin{aligned} & 10,12,16,20,24,30,40,60 \\ & 8,10,12,16,20,24,30,40 \\ & 60 \end{aligned}$ |  |  |  |  |  |  |
|  |  | 1 |  | 16, 20, 40, 60 |  |  |  |  |  |  |
|  | $160 \times$ fout | 4 8 16 | Bypassed | $\begin{aligned} & 4,8, \\ & 4 \\ & 1 \\ & \hline \end{aligned}$ | 2 | 16 | 16 | 1 | 16 | 32 |


| No. of Virtual Converters Supported (Same Value as M) | JESD2048 Serial Lane Rate | CIC N | NCO/Mixer | Decimate by J | L | M | F | S | $\mathbf{N}^{\prime}$ | K |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 |  | 20 |  |  |  |  |  |  |
|  | $120 \times \mathrm{fout}^{\text {f }}$ | 1 | Bypassed | 16, 20 | 2 | 16 | 12 | 1 | 12 | 32 |
|  | $80 \times$ fout | 4 | Bypassed | 4 | 3 | 16 | 8 | 1 | 12 | 32 |
|  |  | 8 |  | 1 |  |  |  |  |  |  |
|  |  | 16 |  | 1 |  |  |  |  |  |  |
|  |  | 1 |  | 8, 12, 16, 24 |  |  |  |  |  |  |
|  | $80 \times$ fout | 4 | Bypassed | 4 | 4 | 16 | 8 | 1 | 16 | 32 |
|  |  | 8 |  | 1 |  |  |  |  |  |  |
|  |  | 16 |  | 1 |  |  |  |  |  |  |
|  |  | 1 |  | 8, 12, 16, 24 |  |  |  |  |  |  |
|  | $60 \times$ fout | 8 | Bypassed |  | 4 | 16 | 6 | 1 | 12 | 32 |
|  |  | 1 |  | 4, 8, 12, 16, 24 |  |  |  |  |  |  |
| 32 | $640 \times \mathrm{f}_{\text {OUt }}$ | 4 | Enabled | 16 | 1 | 32 | 64 | 1 | 16 | 16 |
|  |  | 8 |  | 8, 16 |  |  |  |  |  |  |
|  |  | 16 |  | 4, 8, 16, |  |  |  |  |  |  |
|  | $480 \times \mathrm{f}_{\text {OUt }}$ | 16 | Enabled | 16 | 1 | 32 | 48 | 1 | 12 | 16 |
|  | $320 \times \mathrm{fout}^{\text {t }}$ | 4 | Enabled | 8, 16 | 2 | 32 | 32 | 1 | 16 | 32 |
|  |  | 8 |  | 4,8 |  |  |  |  |  |  |
|  |  | 16 |  | 4 |  |  |  |  |  |  |
|  | $160 \times$ fout | 4 | Enabled | 4, 8, 16, | 3 | 32 | 16 | 1 | 12 | 32 |
|  |  | 8 |  | 4, 8, 16, |  |  |  |  |  |  |
|  |  | 16 |  | 1, 4, 8, 16 |  |  |  |  |  |  |
|  | $160 \times \mathrm{fout}^{\text {d }}$ | 4 | Enabled | 4, 8 | 4 | 32 | 16 | 1 | 16 | 32 |
|  |  | 8 |  | 4 |  |  |  |  |  |  |
|  |  | 16 |  | 1 |  |  |  |  |  |  |
|  | $120 \times$ fout | 4 | Enabled | 4 | 4 | 32 | 12 | 1 | 12 | 32 |
|  |  | 16 |  | 1 |  |  |  |  |  |  |

Table 25. JESD2048 Output Configuration Burst Mode Datapath .

| No. of Virtual Converters Supported (Same Value as M) | JESD2048 Lane Rate | CIC N | NCO/Mixer | Dec H | L | M | F | S | $\mathrm{N}^{\prime}$ | K |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 | $640 \times$ fout | 4 | Enabled | 24, 28, 32, 36 | 1 | 32 | 64 | 1 | 16 | 16 |
|  | $640 \times$ fout | 8 | Enabled | 12, 14, 16, 18 | 1 | 32 | 64 | 1 | 16 | 16 |
|  | $480 \times$ fout | 4 | Enabled | 24 | 1 | 32 | 48 | 1 | 12 | 16 |
|  | $480 \times$ fout | 8 | Enabled | 12,16 | 1 | 32 | 48 | 1 | 12 | 16 |
| 64 | $640 \times$ fout | 4 | Enabled | 24, 28, 32 | 2 | 64 | 64 | 1 | 16 | 16 |
|  | $640 \times$ fout | 8 | Enabled | 12,14, 16 | 2 | 64 | 64 | 1 | 16 | 16 |
|  | $480 \times$ fout | 4 | Enabled | 24 | 2 | 64 | 48 | 1 | 12 | 16 |
|  | $480 \times \mathrm{f}_{\text {OUT }}$ | 8 | Enabled | 12 | 2 | 64 | 48 | 1 | 12 | 16 |
| 96 | $640 \times$ fout | 4 | Enabled | 32,36 | 3 | 96 | 64 | 1 | 16 | 16 |
|  | $640 \times$ fout | 8 | Enabled | 18 | 3 | 96 | 64 |  | 16 | 16 |
|  | $480 \times \mathrm{fout}^{\text {f }}$ | 4 | Enabled | 24, 28, 32, 36 | 3 | 96 | 48 | 1 | 12 | 16 |
|  | $480 \times$ fout | 8 | Enabled | 14,18 | 3 | 96 | 48 | 1 | 12 | 16 |
|  | $480 \times$ fout | 4 | Enabled | 24, 28 | 4 | 96 | 48 | 1 | 16 | 16 |
|  | 480 | 8 | Enabled | 12,14 | 4 | 96 | 48 | 1 | 16 | 16 |

## DETERMINISTIC LATENCY

Both ends of the JESD204B link contain various clock domains distributed throughout each system. Data traversing from one clock domain to a different clock domain can lead to ambiguous delays in the JESD204B link. These ambiguities lead to nonrepeatable latencies across the link from one power cycle or link reset to the next. The AD9083 supports JESD204B Subclass 0 and Subclass 1 operation. If deterministic latency is not a system requirement, Subclass 0 operation is recommended and the SYSREF signal may not be required. Even in Subclass 0 mode, the SYSREF signal can required in an application where multiple AD9083 devices must be synchronized with each other.

## Subclass 0

If there is no requirement for multichip synchronization while operating in Subclass 0 mode, the SYSREF input can be left disconnected. In this mode, the relationship of the JESD204B clocks between the JESD204B transmitter and receiver are arbitrary but does not affect the ability of the receiver to capture and align the lanes within the link

## Subclass 1

The JESD204B protocol organizes data samples into octets, frames, and multiframes, as described in the Transport Layer section of this data sheet. The LMFC is synchronous with the beginnings of these multiframes. In Subclass 1 operation, the SYSREF signal is used to synchronize the LMFCs for each device in a link or across multiple links (within the AD9083, SYSREF signal also synchronizes the internal sample dividers). The JESD204B receiver uses the multiframe boundaries and buffering to achieve consistent latency across lanes (or even multiple devices), and also to achieve a fixed latency between power cycles and link reset conditions. The AD9083 features sampled SYSREF modes for JESD204B Subclass 1 operation. See the Multichip Synchronization (MCS) section for details.

## MULTICHIP SYNCHRONIZATION

The AD9083 has a JESD204B Subclass 1 compatible SYSREF input, which provides flexible options for synchronizing the internal blocks of the AD9083. The SYSREF input is a source synchronous system reference signal used to align the AD9083 LMFCs that enables multichip synchronization between multiple AD9083s. The input clock divider, the signal processing tile, signal monitor block, and JESD204B link can be synchronized using the SYSREF input.

## SAMPLED SYSREF MODE

In sampled SYSREF mode, SYSREF operates as a standard JESD204B Subclass 1 signal.
The following are some characteristics of sampled SYSREF synchronization:

- Synchronous sampling of SYSREF.
- Must meet setup/hold time requirements for reliable synchronization. This is increasingly difficult to achieve as the sample rate increases.
- SYSREF jitter must be much less than one sample clock period. A SYSREF coming from an ASIC or an FPGA may have significant jitter.


## SYSREF Related Functionality

The AD9083 supports resynchronization of internal clocks and NCOs, as well as across multiple AD9083 devices. The SYSREF and trigger signal inputs to the AD9083 are used to provide a synchronization triggering mechanism that supports

- Deterministic latency in JESD Subclass 1 mode.
- Multichip synchronization for NCO reset.

In resynchronization mode with the SYSREF_RESYNC_ MODE bit (Register 0x1C0, Bit $2=1$ ), the AD9083 aligns all internal clocks to the SYSREF signal (for Subclass 1 synchronization and deterministic latency). In the case of periodic SYSREF, after alignment is achieved, further periodic SYSREF inputs are automatically aligned to the internal clocks. A change in the SYSREF input phase initiates a re-alignment of the datapath clocks to the new SYSREF input phase.

The NCORESET_ALL_SYSREF bit field set to 0 (default) in Register 0x1C0, Bit 3 ensures that the NCOs only receive a reset pulse in response to a SYSREF pulse that has resynchronized the clocks. Program the NCOs to continuous synchronization mode by programming DDC_SYNC_NEXT = 0 and DDC_SYNC_EN = 1 in Register 0x1C4, Bits[1:0].
The DDCs are programmed to reset the NCOs in response to the periodic SYSREF pulse or the Nth SYSREF pulse received using Register 0x284 (JTX_TPL_SYSREF_N_SHOT).

## Multichip Synchronization and NCO Reset Options

There are two aspects of multichip synchronization:

- Aligning the clocks across multiple devices.
- Aligning the NCOs across multiple devices.


## Aligning Clocks Across Multiple Devices

Aligning the clocks across multiple devices is provided by the SYSREF signal in resynchronization mode. The SYSREF signal is used to align all the clocks in the AD9083. When SYSREF is deterministically sampled by multiple devices, it implies that the clocks are aligned across multiple devices.

## Aligning NCOs Across Multiple Devices

NCO reset is handled by the reset of the NCO accumulators in the AD9083 signal processing tiles. To ensure that the NCOs are reset deterministically across devices, it is important to use resynchronization mode.

An external controller (for example, a clock generator chip ) generates periodic SYSREF pulses or a one-shot SYSREF pulse to the SYSREF input.

## Key Features and Notes Regarding Resynchronization

## Mode

In SYSREF resynchronization mode, all clocks shut down and restart in-phase to the SYSREF pulse.
The JESD LMFC aligns at a deterministic phase/delay from the SYSREF pulse.
The NCOs reset at a deterministic time after the SYSREF pulse is received. The NCO reset occurs after the datapath clocks are aligned to the new SYSREF.

The latency numbers, such as SYSREF LMFC delay, SYSREF to NCO reset delay, and so on, depend on the configuration used.
The latency of the NCO reset from SYSREF is constant for all periodic SYSREF pulses. If the SYSREF period is altered, a resynchronization followed by an NCO reset is triggered.
The SYSREF period for any mode must be a multiple of the multiframe clock period. Additional restriction may be required due to decimation modes.
An LMFC settling period of 8 LMFCs is expected for the internal LMFC to stabilize after a SYSREF input initiates realignment.

## SERIAL PORT INTERFACE (SPI)

The AD9083 SPI allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. The SPI gives the user added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields. These fields are documented in the Memory Map section. For detailed operational information, see the Serial Control Interface Standard (Rev. 1.0).

## CONFIGURATION USING THE SPI

Three pins define the SPI of the AD9083 ADC: the SCLK pin, the SDIO pin, and the CSB pin (see Table 26). The SCLK (serial clock) pin is used to synchronize the read and write data presented to and from the ADC. The SDIO (serial data input/ output) pin is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The CSB (chip select bar) pin is an active low control that enables or disables the read and write cycles. The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in Figure 2 and Table 14.

Other modes involving the CSB pin are available. The CSB pin can be held low indefinitely, which permanently enables the device; this is called streaming. The CSB can stall high between bytes to allow additional external timing. When CSB is tied high, SPI functions are placed in a high impedance mode. This mode turns on any SPI pin secondary functions.
All data is composed of 8 -bit words. The first bit of each individual byte of serial data indicates whether a read or write command is issued, which allows the SDIO pin to change direction from an input to an output.

In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the SDIO pin to change direction from an input to an output at the appropriate point in the serial frame.
Data can be sent in MSB first mode or in LSB first mode. MSB first is the default on power-up and can be changed via the SPI port configuration register. For more information about this and other features, see the Serial Control Interface Standard (Rev. 1.0).

## HARDWARE INTERFACE

The pins described in Table 26 comprise the physical interface between the user programming device and the serial port of the AD9083. The SCLK pin and the CSB pin function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.
The SPI interface is flexible enough to be controlled by either FPGAs or microcontrollers. One method for SPI configuration is described in detail in the AN-812 Application Note, Microcontroller-Based Serial Port Interface (SPI) Boot Circuit.

Do not activate the SPI port during periods when the full dynamic performance of the converter is required. Because the SCLK signal, the CSB signal, and the SDIO signal are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD9083 to prevent these signals from transitioning at the converter inputs during critical sampling periods.

Table 26. Serial Port Interface Pins

| Pin | Function |
| :--- | :--- |
| SCLK | Serial clock. The serial shift clock input that is used to synchronize serial interface, reads, and writes. <br> Serial data input/output. A dual-purpose pin that typically serves as an input or an output, depending on the instruction <br> being sent and the relative position in the timing frame. |
| CSB | Chip select bar. An active low control that gates the read and write cycles. |

## PROGRAMMING GUIDE

The AD9083 is highly reconfigurable and programmable via the SPI interface.
The AD9083 product page contains instructions in the Software and Systems Requirements section to request device application programming interface (API) C code drivers. These drivers are reference code that allows the user to quickly configure the AD90803 using high level function calls, known as application APIs. Analog Devices provides the full source code for these high level function calls.

## PROGRAMMING SEQUENCE

When powered on, the various blocks inside AD9083 power up in a disabled state. To set up the AD9083 in a specific mode, a set of SPI operations are required. Before beginning the full programming of the device, ensure that the following sequence is completed:

1. Ramp up the supplies. There is no requirement for any power supply sequencing. The POR circuitry holds the AD9083 in reset until all the supplies reach the correct threshold.
2. Issue a soft reset through SPI Register $0 x 000=81 \mathrm{~h}$, or by toggling the RSTB pin.
3. Delay $=$ minimum $200 \mu \mathrm{~s}$. Otherwise, wait for POR circuit to deassert. The PORB_STAT register (Register 0x0020) can be read back to verify the state of the PORb signals. Register 0x0020 $=7$ Fh means the AD9083 is ready to be programmed and the power supplies are at the optimal level.
4. Configure any supporting circuitry to the AD9083. For example, set up any necessary clock components so that the reference clock to the AD9083 on-chip PLL is stable before beginning to set up the AD9083.
5. Configure any necessary setup for the FPGA in the system to receive the JESD204B data after the AD9083 is fully configured.

After the platform and system-dependent setup is complete and stable, the AD9083 can be programmed to a desired configuration. To simplify the programming details needed to configure the AD9083, a short list of high level API function calls are provided. These high level API calls completely configure the device in any desired supported state. The programming sequence for proper AD9083 setup is shown in Table 27.

Table 27. Programming Sequence to Set Up the AD9083

| Step <br> No. | API Function | Input Parameters | Description |
| :---: | :---: | :---: | :---: |
| 1 | adi_ad9083_device_reset() | \&ad9083_dev: (device structure pointer) ad9083_soft_reset | Performs a soft reset of the AD9083. |
| 2 | adi_ad9083_device_init() | \&ad9083_dev: (device structure pointer) | Prints the API revision, retrieves the host CPU endian mode, retrieves the host CPU type, configures the SPI mode, executes a SPI read/write test, and checks the power status. |
| 3 | adi_ad9083_device_ clock_config_set() | \&ad9083_dev: (device structure pointer) adc_clk_hz: ADC Sample Rate ref_clk_hz: PLL Reference Clock | Configures the on-chip PLL with the correct settings based on the user input of the desired ADC sample rate and the PLL reference clock that is provided to the $\mathrm{CLK} \pm$ pins. |
| 4 | adi_ad9083_rx_ adc_config_set() | \&ad9083_dev (device structure pointer) fc: -3dB LPF cutoff frequency vmax: differential peak-to-peak input full-scale rterm: termination resistance en_hp: enable high performance mode backoff: dB backoff in terms of noise ( dB value $\times 100$ ) finmax: maximum input frequency, should be set to fADC/20 | Configures the VCO ADC settings according to the desired input settings for each parameter. |

AD9083

| Step No. | API Function | Input Parameters | Description |
| :---: | :---: | :---: | :---: |
| 5 | adi_ad9083_rx_ datapath_config_set() | \&ad9083_dev: (device structure pointer) mode: determines datapath flow, refer to enumeration <br> adi_ad9083_datapath_mode_e for exact details dec: array of decimation value choices including CIC decimation, J decimation, $G$ averaging value and $H$ decimation nco_freq_hz: NCO shift frequency desired | Configures the digital datapath of the ADC based on the desired signal path flow (determined by the mode input parameter), the decimation rates chosen, and the NCO frequency shift (if used). The valid adi_ad9083_datapath_ mode_e enumeration values are as follows: <br> AD9083_DATAPATH_ADC_CIC: ADC $\rightarrow$ CIC $\rightarrow$ JESD204B Output <br> AD9083_DATAPATH_ADC_CIC_NCO_J: ADC $\rightarrow$ CIC $\rightarrow$ NCO $\rightarrow$ J Decimation $\rightarrow$ JESD204B Output <br> AD9083_DATAPATH_ADC_CIC_J: ADC $\rightarrow \mathrm{CIC} \rightarrow \mathrm{NCO} \rightarrow \mathrm{J}$ Decimation $\rightarrow$ JESD204B Output <br> AD9083_DATAPATH_ADC_J: ADC $\rightarrow$ J Decimation $\rightarrow$ JESD204B Output <br> AD9083_DATAPATH_ADC_CIC_NCO_G: ADC $\rightarrow$ CIC $\rightarrow$ NCO $\rightarrow$ G average samples $\rightarrow$ JESD204B Output <br> AD9083_DATAPATH_ADC_CIC_NCO_G_H: ADC $\rightarrow \mathrm{CIC} \rightarrow$ NCO $\rightarrow$ G average samples $\rightarrow$ H Decimation $\rightarrow$ JESD204B Output |
| 6 | adi_ad9083_jtx_startup() | \&ad9083_dev: (device structure pointer) \&jtx_param: pointer to array of JESD204B parameter settings for desired mode operation | Configures the JESD204B interface with the SERDES parameters for the desired configuration. Array inputs are: \{L, F, M, S, HD, K, N, NP, CF, CS, DID, BID, LID, SC, SCR\}, where SC = subclass |

These API function calls are all that are needed to set up the device. All lower level SPI writes are handled by the API function calls underneath these high level calls and are abstracted to make configuration easier for the user. More detailed information about each of these API function calls and the lower level SPI configuration included in the source code can be found in the AD9083 API specification document, which is provided with the API source code. This source code package can be requested through the instructions provided at the AD9083 product page.

## AD9083

## Example 1: Wide Bandwidth Real Output Mode

After powering up the device, execute the API sequence according to the target application requirements listed in this section. This sequence configures the AD9083 to operate in wide bandwidth mode without frequency translation in the datapath. The total power consumption in this mode is about 1.42 W . This is the mode of operation used to measure the data sheet parameters listed in the specification tables. (see Table 1).

- Sample rate $=2$ GSPS.
- On-chip PLL reference $=250 \mathrm{MHz}$.
- $\mathrm{f}_{\mathrm{INMAX}}=100 \mathrm{MHz}$ (sample rate/20).
- Low pass filter cut-off frequency $\left(\mathrm{f}_{\mathrm{c}}\right)=800 \mathrm{MHz}$.
- $\mathrm{V}_{\mathrm{max}}=2.0 \mathrm{~V}$.
- $\mathrm{R}_{\text {term }}=100 \Omega$.
- EN_HP = 0 .
- $\quad$ Backoff $=0 \mathrm{~dB}$.
- Mixer bypassed (real data).
- CIC decimator bypassed.
- Decimate by $\mathrm{J}=8$.
- Output bandwidth $=100 \mathrm{MHz}$.
- Transport parameters L, M, F, S, N', K = 4, 16, 6, 1, 12, 32.
- Each lane $=15 \mathrm{Gbps}$.

The following API sequence with specific input parameters is needed to fully configure the device in the wide bandwidth mode of operation:
// Define device structure and instantiate adi_ad9083_device_t ad9083_dev;

```
// Perform soft reset
adi_ad9083_device_reset(&ad9083_dev, 0);
// Get API revision, CPU info etc
adi_ad9083_device_init(&ad9083_dev);
```

// Set up clocking configuration, lock on-chip PLL
//ADC Sample Rate = 2GSPS (adc_clk_hz in units of Hz )
//PLL Reference Clock = 250MHz (ref_clk_hz in units of Hz)
adi_ad9083_device_clock_config_set(\&ad9083_dev, adc_clk_hz = 2000000000, ref_clk_hz =
250000000);

```
// Setup VCO ADC settings
//LPF bandwidth Fc = 800MHz (fc in units of Hz), Vmax = 2.0V (vmax in mV units)
//Rterm = 100 ohm (rterm bitfield = 2 for 100 ohm), Enhp = 0
//Backoff = 0dB (backoff in terms of noise, dB * 100)
//Finmax = 100MHz (finmax in units of Hz)
adi_ad9083_adc_term_res_e rterm = AD9083_ADC_TERM_RES_100; // (enum value = 2)
adi_ad9083_rx_adc_config_set(&ad9083_dev, fc = 800000000, vmax = 2000, rterm = term, en_hp
= 0, backoff = 0, finmax = 100000000);
```


## // Setup Datapath

//Datapath: ADC -> J -> JESD204B output
//Decimation: CIC bypassed (/1), J Decimation $=8$, G value bypassed, H value bypassed
//NCO frequency shifts: NCO0, NCO1 \& NCO2 bypassed
adi_ad9083_datapath_mode_e datapath_mode = AD9083_DATAPATH_ADC_J;
uint8_t dec[] = \{0, AD9083_J_DEC_8, 0, 0\};
uint64_t nco_freq_hz = \{ 0, 0, 0\};
adi_ad9083_rx_datapath_config_set(\&ad9083_dev, datapath_mode, dec, nco_freq_hz);
// Setup JESD204B
// L, M, F, S, N', K = 4, 16, 6, 1, 12, 32
adi_cms_jesd_param_t jtx_param[] =
/*L F M S HD K N ' CF CS DID BID LID SC SCR */ $\{4,6,16,1,1,32,12,12,10,0,0,0,0,1\} ;$ adi_ad9083_jtx_startup(\&ad9083_dev, \&jtx_param);


Figure 89. FFT Wide Bandwidth Real Output Mode
Table 28. Power Consumption Wide Bandwidth

| Domain | Voltage (V) | Current (A) | Power (W) |
| :--- | :--- | :--- | :--- |
| AVDD | 1 | 0.397 | 0.397 |
| AVDD1P8 | 1.8 | 0.096 | 0.1728 |
| DVDD | 1 | 0.774 | 0.774 |
| DVDD1P8 | 1.8 | 0.041 | 0.0738 |
|  |  | Total | 1.4176 |
| Power per Channel (W) |  | 0.089 |  |



Figure 90. Wide Bandwidth Real Output Mode Block Diagram, See Table 1

## Example 2 : Narrow Bandwidth Complex Output Mode

After powering up the device, execute the API sequence according to the target application requirements listed in this section. This sequence configures the AD9083 to operate in narrow bandwidth mode using frequency translation in the datapath. The total power consumption in this mode is about1.17 W.

- Sample rate $=2$ GSPS.
- On-chip PLL reference $=250 \mathrm{MHz}$.
- $\mathrm{f}_{\text {inmax }}=100 \mathrm{MHz}$ (sample rate $/ 20$ ).
- $\mathrm{f}_{\mathrm{C}}=800 \mathrm{MHz}$.
- $\mathrm{V}_{\mathrm{MAX}}=2.0 \mathrm{~V}$.
- $\mathrm{R}_{\text {Term }}=100 \Omega$.
- EN_HP = 0
- $\quad$ Backoff $=0$
- $\mathrm{NCO}_{0} /$ mixer (complex data), $\mathrm{FTW}=70.3125 \mathrm{MHz}$.
- $\quad$ CIC decimator $=4$.
- Decimate by J=16.
- Output bandwidth $= \pm 12.7187 \mathrm{MHz}$.
- Transport parameters L, M, F, S, N', K = 2, 32, 32, 1, 16, 32.
- Each lane $=10 \mathrm{Gbps}$.

The following API sequence with specific input parameters is needed to fully configure the part in the wide bandwidth mode of operation:

```
// Define device structure and instantiate
adi_ad9083_device_t ad9083_dev;
// Perform soft reset
adi_ad9083_device_reset(&ad9083_dev, 0);
// Get API revision, CPU info etc
adi_ad9083_device_init(&ad9083_dev);
```

// Set up clocking configuration, lock on-chip PLL
//ADC Sample Rate = 2GSPS (adc_clk_hz in units of Hz )
//PLL Reference Clock = 250MHz (ref_clk_hz in units of Hz)
adi_ad9083_device_clock_config_set(\&ad9083_dev, adc_clk_hz = 2000000000, ref_clk_hz =
250000000);
// Setup VCO ADC settings
//LPF bandwidth Fc $=800 \mathrm{MHz}$ (fc in units of Hz ), Vmax $=2.0 \mathrm{~V}$ (vmax in mV units)
//Rterm = 100 ohm (rterm bitfield = 2 for 100 ohm), Enhp = 0
//Backoff $=0 \mathrm{~dB}$ (backoff in terms of noise, dB * 100)
//Finmax = 100MHz (finmax in units of Hz )
adi_ad9083_adc_term_res_e rterm = AD9083_ADC_TERM_RES_100; // (enum value = 2)
adi_ad9083_rx_adc_config_set(\&ad9083_dev, fc = 800000000, vmax $=2000$, rterm $=$ term, en_hp
$=0$, backoff $=0$, finmax $=100000000$ );

## // Setup Datapath

//Datapath: ADC -> CIC -> NCO -> J -> JESD204B output
//Decimation: CIC =4, J Decimation = 16, G value bypassed, H value bypassed
//NCO frequency shifts: NCO0 $=70.3125 \mathrm{MHz}$, NCO1 \& NCO2 bypassed
adi_ad9083_datapath_mode_e datapath_mode = AD9083_DATAPATH_ADC_CIC_NCO_J;
uint8_t dec[] = \{AD9083_CIC_DEC_4, AD9083_J_DEC_16, 0, 0\};
uint64_t nco_freq_hz = \{ 70312500, 0, 0\};
adi_ad9083_rx_datapath_config_set(\&ad9083_dev, datapath_mode, dec, nco_freq_hz);
// Setup JESD204B
// L, M, F, S, N', K = 2,32, 32,1,16, 32
adi_cms_jesd_param_t jtx_param[] =
/*L F M S HD K N ' CF CS DID BID LID SC SCR */ $\{2,32,32,1,1,32,16,16,0,0,0,0,0,0,1\}$; adi_ad9083_jtx_startup(\&ad9083_dev, \&jtx_param);


Figure 91. FFT Narrow Bandwidth Complex Output Mode
Table 29. Power Consumption Narrow Bandwidth

| Domain | Voltage (V) | Current (A) | Power (W) |
| :--- | :--- | :--- | :--- |
| AVDD | 1 | 0.396 | 0.396 |
| AVDD1P8 | 1.8 | 0.096 | 0.1728 |
| DVDD | 1 | 0.532 | 0.532 |
| DVDD1P8 | 1.8 | 0.041 | 0.0738 |
|  |  | Total | 1.1746 |
| Power per Channel (W) |  | 0.073 |  |



Figure 92. Narrow Bandwidth Complex Output Mode Block Diagram

## MEMORY MAP

All address locations that are not included in the memory map are not currently supported for this device and must not be written.

## LOGIC LEVELS

An explanation of logic level terminology follows:

- "Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit."
- "Clear a bit" is synonymous with "bit is set to Logic 0 " or "writing Logic 0 for the bit."
- X denotes a don't care bit.


## MEMORY MAP REGISTER DETAILS

Table 30. AD9083 Memory Map Register Details

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Devices SPI Registers |  |  |  |  |  |  |
| 0x000 | SPI_INTERFACE_ CONFIG_A | 7 | SOFT_RESET_7 | Initiates a Reset Equivalent to a Hard Reset. Whenever a soft reset is issued, the user must wait at least $200 \mu$ s before writing to any other register, to provide sufficient time for the device reset to complete. <br> 0 : Do nothing. <br> 1: Reset the SPI and registers (self clearing). | 0x0 | R/W |
|  |  | 6 | LSB_FIRST_6 | LSB/MSB Bit Shift First. <br> 1: Least significant bit shifted first for all SPI operations. <br> 0 : Most significant bit shifted first for all SPI operations. | 0x0 | R/W |
|  |  | 5 | ADDR_ASCENSION_5 | Multibyte SPI Operations Address Increment. 0: Multibyte SPI operations cause addresses to auto-decrement. <br> 1: Multibyte SPI operations cause addresses to auto-increment. | 0x0 | R/W |
|  |  | [4:3] | RESERVED | Reserved. | 0x0 | R/W |
|  |  | 2 | ADDR_ASCENSION_2 | Mirror of 0x000[5]. <br> 0 : Multibyte SPI operations cause addresses to auto-decrement. <br> 1: Multibyte SPI operations cause addresses to auto-increment. | 0x0 | R/W |
|  |  | 1 | LSB_FIRST_1 | Mirror of 0x000[6]. <br> 1: Least significant bit shifted first for all SPI operations. <br> 0 : Most significant bit shifted first for all SPI operations. | 0x0 | R/W |
|  |  | 0 | SOFT_RESET_0 | Mirror of 0x000[7]. <br> 0 : Do nothing. <br> 1: Reset the SPI and registers (self clearing). | 0x0 | R/W |
| 0x01 | SPI_INTERFACE_ CONFIG_B | 7 | SINGLE_INSTRUCTION | SPI Streaming Mode. <br> 0 : Streaming is enabled. <br> 1: Streaming is disabled. Only one read or write operation is performed regardless of the state of the CSB line. | 0x0 | R/W |
|  |  | [6:0] | RESERVED | Reserved. | 0x0 | R/W |
| 0x02 | DEVICE_CONFIG | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | [1:0] | OP_MODE | Operating Mode. <br> 00: Normal Operation. <br> 01: Normal Operation with Reduced Power. <br> 10: Standby. <br> 11: Sleep. | 0x0 | R/W |
| 0x03 | CHIP_TYPE | [7:0] | CHIP_TYPE | High Speed ADCs. | 0x3 | R |
| $0 \times 04$ | PROD_ID_LSB | [7:0] | PROD_ID[7:0] | Chip ID. AD9083 | 0xEA | R |
| 0x05 | PROD_ID_MSB | [7:0] | PROD_ID[15:8] | Chip ID. AD9083 | 0x0 | R |
| 0x06 | CHIP_GRADE | [7:4] | CHIP_SPEED_GRADE | Chip Speed Grade. | 0x0 | R |
|  |  | [3:0] | RESERVED | Reserved. | 0x0 | R |
| 0x08 | DEVICE_INDEX1 | [7:0] | DEV_INDEX1 | Offset Pointer or LSB of the Device Index Register. | 0x0 | R/W |
| $0 \times 09$ | DEVICE_INDEX2 | [7:0] | DEV_INDEX2 | Offset Pointer or LSB of the Device Index Register. | 0x0 | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0A | CHIP_SCRATCH | [7:0] | CHIP_SCRATCH | Chip Scratchpad Register. This register is used to provide a consistent memory location for software debug. | 0x0 | R/W |
| 0x0C | VENDOR_ID_LSB | [7:0] | CHIP_VENDOR_ID[7:0] | Vendor ID. | 0x56 | R |
| 0x0D | VENDOR_ID_MSB | [7:0] | CHIP_VENDOR_ID[15:8] | Vendor ID. | 0x4 | R |
| 0x20 | PORB_STAT | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | 6 | $\begin{aligned} & \text { PORB_VDDSYNTH_JTX_PLL_1 } \\ & \text { P0 } \end{aligned}$ | PORb Status of JESD PLL $1.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$. | 0x0 | R |
|  |  | 5 | PORB_VDDPHY_SER_1P0 | PORb Status of JESD SER PHY $1.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$. | 0x0 | R |
|  |  | 4 | $\begin{aligned} & \text { PORB_VDDLDO_JTX_PLL_ } \\ & \text { 1P8 } \end{aligned}$ | PORb Status of JESD PLL (LDO) $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$. | 0x0 | R |
|  |  | 3 | PORB_VDDCP_JTX_PLL_1P0 | PORb Status of JESD PLL $1.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$. | 0x0 | R |
|  |  | 2 | PORB_VDD_SYNCRX_1P8 | PORb Status for SYNCRX I/O V ${ }_{\text {DD }} 1.8 \mathrm{~V}$. | 0x0 | R |
|  |  | 1 | PORB_VDD_DIG_1P0 | PORb Status of Digital 1.0 V VDD and Digital I/O $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$. | 0x0 | R |
|  |  | 0 | PORB_VDD_ANA | Status of VDD Domains in ADC, CLKTOP, on-chip PLL, and TOPREF. | 0x0 | R |
| 0x21 | PORB_MASK_RESET | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | PORB_IGNORE | Controls Whether or Not to Gate Internal Resets with PORb. | 0x0 | R/W |
| 0x24 | BLOCK_RESET | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | 5 | DIG_DP_JTX_RESET | Resets the DIG Datapath and JTX. <br> 1: Assert Reset. <br> 0: De-Assert Reset | 0x0 | R/W |
|  |  | 4 | JTX_PLL_RESET | Reset the JTX_PLL. <br> 1: Assert Reset. <br> 0: De-Assert Reset. | 0x0 | R/W |
|  |  | 3 | JTXPHY_RESET | Reset the SER PHY. <br> 1: Assert Reset. <br> 0: De-Assert Reset. | 0x0 | R/W |
|  |  | 2 | TOPREF_RESET | Reset the TOP REF. <br> 1: Assert Reset. <br> 0: De-Assert Reset. | 0x0 | R/W |
|  |  | 1 | CLKTOP_RESET | Reset the CLK TOP. <br> 1: Assert Reset. <br> 0: De-Assert Reset. | 0x0 | R/W |
|  |  | 0 | ADC_RESET | Reset the ADCs. <br> 1: Assert Reset. <br> 0: De-Assert Reset. | 0x0 | R/W |
| 0x30 | LOW_PWR_PIN_CTRL | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | 5 | JTXPHY_PIN_CTRL | For JTXPHY. <br> 1: PD Pin and MASK Bit Control <br> 0: CONFIG Bit Programming Control | 0x0 | R/W |
|  |  | 4 | JTX_PIN_CTRL | For JTX. <br> 1: PD Pin and MASK Bit Control <br> 0: CONFIG Bit Programming Control | 0x0 | R/W |
|  |  | 3 | DIG_DP_PIN_CTRL | For DIG DP. <br> 1: PD Pin and MASK Bit Control <br> 0: CONFIG Bit Programming Control | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 | TOPREF_PIN_CTRL | For TOP REF. <br> 1: PD Pin and MASK Bit Control <br> 0: CONFIG Bit Programming Control | 0x0 | R/W |
|  |  | 1 | CLKTOP_PIN_CTRL | Power Down for CLKTOP. <br> 1: PD Pin and MASK Bit Control <br> 0: CONFIG Bit Programming Control | 0x0 | R/W |
|  |  | 0 | ADC_PIN_CTRL | For All 16 ADCs. <br> 1: PD Pin and MASK Bit Control <br> 0: CONFIG Bit Programming Control | 0x0 | R/W |
| 0x31 | LOW_PWR_PIN_ POLARITY | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | [1:0] | POL | Polarity of PD Pin. <br> 0 : Active High. <br> 1: Active Low. | 0x0 | R/W |
| 0x32 | LOW_PWR_CONFIG | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | 5 | JTXPHY_LP_MODE | Low Power Mode for JTXPHY. <br> 0 : Normal Mode. <br> 1 : Low Power Mode. | 0x0 | R/W |
|  |  | 4 | JTX_LP_MODE | Low Power Mode for JTX. <br> 0: Normal Mode <br> 1: Low Power Mode | 0x0 | R/W |
|  |  | 3 | DIG_DP_LP_MODE | Low Power Mode for Digital Datapath. <br> 0: Normal Mode <br> 1: Low Power Mode | 0x0 | R/W |
|  |  | 2 | TOPREF_LP_MODE | Low Power Mode for Top Ref. If 1 then bias currents to on-chip PLL, ADC, clock buffer and monitor mux from master bias are disabled. BG is still active. <br> 0: Normal Mode <br> 1: Low Power Mode | 0x0 | R/W |
|  |  | 1 | CLKTOP_LP_MODE | Low Power Mode for Clock Top. <br> 0: Normal Mode <br> 1: Low Power Mode | $0 \times 0$ | R/W |
|  |  | 0 | ADC_LP_MODE | Low Power Mode for All 16 ADCs. <br> 0: Normal Mode <br> 1: Low Power Mode | 0x0 | R/W |
| 0x33 | LOW_PWR_PIN_MASK | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | 5 | JTXPHY_LP_PIN_MASK | Mask the PD to JTXPHY. <br> 0 : Mask <br> 1: Unmask | 0x0 | R/W |
|  |  | 4 | JTX_LP_PIN_MASK | Mask the PD to JTX. <br> 0: Mask <br> 1: Unmask | 0x0 | R/W |
|  |  | 3 | DIG_DP_LP_PIN_MASK | Mask the PD to DIG_DP. <br> 0: Mask <br> 1: Unmask | $0 \times 0$ | R/W |
|  |  | 2 | TOPREF_LP_PIN_MASK | Mask the PD to TOP REF. <br> 0 : Mask <br> 1: Unmask | 0x0 | R/W |
|  |  | 1 | CLKTOP_LP_PIN_MASK | Mask the PD to CLKTOP. <br> 0 : Mask <br> 1: Unmask | $0 \times 0$ | R/W |
|  |  | 0 | ADC_LP_PIN_MASK | Mask the PD to ADC <br> 0: Mask <br> 1: Unmask. | $0 \times 0$ | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Datapath Setup Registers |  |  |  |  |  |  |
| 0x100 | NCO0_CONTROL | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | ADITHER_ENO | Amplitude Dither Enable for NCOO. 1: Enables amplitude dither. <br> 0 : Disables amplitude dither. | 0x1 | R/W |
| 0x105 | NCO0_FTW | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:0] | NCO0_FTW | NCO Frequency Tuning Word for NCOO. Specifies the frequency tuning word for NCOO. Only Bits[6:0] are valid. | 0x0 | R/W |
| 0x106 | NCO0_PHOFF | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:0] | NCO0_PHOFF | NCO Phase Offset for NCOO. Specifies the phase offset for NCOO. Only Bits[6:0] are valid | 0x0 | R/W |
| 0x107 | NCO1_CONTROL | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | ADITHER_EN1 | Amplitude Dither Enable for NCO1. <br> 1: Enables amplitude dither. <br> 0: Disables amplitude dither. | 0x1 | R/W |
| 0x10C | NCO1_FTW | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:0] | NCO1_FTW | NCO Frequency Tuning Word for NCO1. Specifies the frequency tuning word for NCOO. Only Bits[6:0] are valid | 0x0 | R/W |
| 0x10D | NCO1_PHOFF | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:0] | NCO1_PHOFF | NCO Phase Offset for NCO1. Specifies the phase offset for NCOO. Only Bits[6:0] are valid | 0x0 | R/W |
| 0x10E | NCO2_CONTROL | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | ADITHER_EN2 | Amplitude Dither Enable for NCO2. <br> 1: Enables amplitude dither. <br> 0 : Disables amplitude dither. | 0x1 | R/W |
| $0 \times 113$ | NCO2_FTW | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:0] | NCO2_FTW | NCO Frequency Tuning Word for NCO2. Specifies the frequency tuning word for NCOO. Only Bits[6:0] are valid | 0x0 | R/W |
| 0x114 | NCO2_PHOFF | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:0] | NCO2_PHOFF | NCO Phase Offset for NCO2. Specifies the phase offset for NCOO. Only Bits[6:0] are valid | 0x0 | R/W |
| 0x115 | MIXER_CTRL | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | [1:0] | MIXER_MODE | Mixer Mode. <br> 00: Normal Mode: Output is input multiplied by NCO data. <br> 01: NCO Bypass Mode: Output is same as input. <br> 10: Reserved. <br> 11: NCO Test Mode : Output is constant times NCO Data. | 0x0 | R/W |
| 0x116 | DP_CTRL | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:5] | NUM_TONES | Number of Tones. Defines number of Tones per ADC in Burst mode. This field is valid only for BURST_MODE = 1 case. <br> 00: Invalid. <br> 01: 1 Tone. <br> 10: 2 Tone. <br> 11:3 Tones. | 0x3 | R/W |
|  |  | 4 | DECI_ADC_DATA | ADC Output as input to $J$ decimator. <br> 1: ADC output to $J$ decimator. <br> 0 : CIC output to J decimator. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3 | NCO_6DB_GAIN | Enable Gain 6 db. <br> 1: Enables the 6 dB gain when NCO is used in datapath <br> 0 : Disables 6 dB gain for all modes | 0x0 | R/W |
|  |  | 2 | BURST_MODE | Burst Mode. <br> 1: Burst mode is selected. Selects the $\mathrm{G} / \mathrm{H}$ path. <br> 0 : Non-burst Mode. Selects the Decimate by J path. | 0x1 | R/W |
|  |  | 1 | NO_DDC_MODE | NCO Bypass. Note that this bit is valid only for non-burst mode. <br> 1: Bypasses the NCO/MIXER( Real Data). <br> 0: NCO/MIXER Enabled. | 0x0 | R/W |
|  |  | 0 | DATAPATH_EN | Datapath Enable. <br> 1: Enables all the 16 datapaths. <br> 0 : Disables all the 16 datapaths. | 0x0 | R/W |
| 0x117 | CIC_CTRL | [7:3] | RESERVED | Reserved. | 0x0 | R |
|  |  | 2 | CIC_ACC_CLR | CIC Accumulator Clear. <br> 1: Clears the CIC accumulators in all the 16 datapaths <br> 0 : No Action | 0x0 | R/W |
|  |  | [1:0] | CIC_DEC_RATE | CIC Decimation Rate. 00-Decimate by 4 01: Decimate by 8 10: Decimate by 16 This is common for all the 16 datapaths 00: Decimate by 4. 01: Decimate by 8. 10: Decimate by 16. | 0x0 | R/W |
| 0x118 | DECIMATE_H | [7:0] | H_VALUE | "H" Value. Specifies the " H " value for decimation in burst mode. (G/H) <br> Eg: 'h04 ==> Decimate by 4 <br> 000001: 1. <br> 001100: 12. <br> 001110: 14. <br> 010000: 16. <br> 010010: 18. <br> 011000: 24. <br> 011100: 28. <br> 100000: 32. <br> 100100: 36. | 0x10 | R/W |
| 0x119 | DECIMATE_G | [7:0] | G_VALUE | "G" Value. Specifies the "G" value in burst mode. (G/H) <br> It is for these many samples averaging has to be done. $\begin{aligned} & \text { 00000: N/A. } \\ & 01000: 8 . \\ & \text { 10000: } 16 . \end{aligned}$ | 0x8 | R/W |
| 0x11A | DECIMATE_J | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | [3:0] | DEC_J | Bits for J Decimator. 0000: Bypass (No Decimation). 0001: Decimate by 4. 0010: Decimate by 8. 0011: Decimate by 16. 0100: Not Valid. 0101: Not Valid. 0110: Decimate by 12. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name |  | Description | Reset |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | Access


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x18A | OUT_FORMAT_SEL | [7:3] | RESERVED | Reserved. | 0x0 | R |
|  |  | 2 | DFORMAT_INV | Output Data Inversion Enable. Digital ADC Sample Invert <br> 0 : ADC sample data is NOT inverted <br> 1: ADC sample data is inverted | 0x0 | R/W |
|  |  | [1:0] | DFORMAT_SEL | Output Data Format Selection. 00: 2'Complement. <br> 01: Offset Binary. <br> 10: Gray Code. | 0x0 | R/W |
| 0x18B | CTRL_0_1_SEL | [7:4] | DFORMAT_CTRL_BIT_1_SEL | Control Bit 1 Mux Selection. 00: Overrange Bit. <br> 01: SYSREF. | 0x0 | R/W |
|  |  | [3:0] | DFORMAT_CTRL_BIT_0_SEL | Control Bit 0 Mux Selection. 00: Overrange Bit. <br> 01: SYSREF. | 0x0 | R/W |
| 0x18C | CTRL_2_SEL | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | [3:0] | DFORMAT_CTRL_BIT_2_SEL | Control Bit 2 Mux Selection. 00: Overrange Bit. 01: SYSREF. | 0x0 | R/W |
| 0x18D | OVR_CLR_0 | [7:0] | DFORMAT_OVR_CLR[7:0] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x18E | OVR_CLR_1 | [7:0] | DFORMAT_OVR_CLR[15:8] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [0] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x18F | OVR_CLR_2 | [7:0] | DFORMAT_OVR_CLR[23:16] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x190 | OVR_CLR_3 | [7:0] | DFORMAT_OVR_CLR[31:24] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [0] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x191 | OVR_CLR_4 | [7:0] | DFORMAT_OVR_CLR[39:32] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [0] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x192 | OVR_CLR_5 | [7:0] | DFORMAT_OVR_CLR[47:40] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported. <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x193 | OVR_CLR_6 | [7:0] | DFORMAT_OVR_CLR[55:48] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported. <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x194 | OVR_CLR_7 | [7:0] | DFORMAT_OVR_CLR[63:56] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported. <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x195 | OVR_CLR_8 | [7:0] | DFORMAT_OVR_CLR[71:64] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x196 | OVR_CLR_9 | [7:0] | DFORMAT_OVR_CLR[79:72] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [0] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x197 | OVR_CLR_10 | [7:0] | DFORMAT_OVR_CLR[87:80] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |
| 0x198 | OVR_CLR_11 | [7:0] | DFORMAT_OVR_CLR[95:88] | Overrange Status Clear. Converter overrange clear bit (active high). <br> After an overrange sticky bit is set, it remains set until explicitly cleared by writing a 1 to the corresponding DFORMAT_OVR_CLR bit. The DFORMAT_OVR_CLEAR[95:0] bits must be cleared for further overrange to be reported . <br> [ 0 ] = Overrange sticky bit clear for Converter 0 <br> [1] = Overrange sticky bit clear for Converter 1 <br> [2] = Overrange sticky bit clear for Converter 2 and so on. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x199 | OVR_STATUS_0 | [7:0] | DFORMAT_OVR_STATUS[7:0] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x19A | OVR_STATUS_1 | [7:0] | DFORMAT_OVR_ STATUS[15:8] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | $0 \times 0$ | R |
| 0x19B | OVR_STATUS_2 | [7:0] | DFORMAT_OVR STATUS[23:16] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | $0 \times 0$ | R |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x19C | OVR_STATUS_3 | [7:0] | DFORMAT_OVR_ STATUS[31:24] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [0] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x19D | OVR_STATUS_4 | [7:0] | DFORMAT_OVR STATUS[39:32] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x19E | OVR_STATUS_5 | [7:0] | DFORMAT_OVR_ STATUS[47:40] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x19F | OVR_STATUS_6 | [7:0] | DFORMAT OVR <br> STATUS[55:48] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [0] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x1A0 | OVR_STATUS_7 | [7:0] | DFORMAT_OVR STATUS[63:56] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits. The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [0] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x1A1 | OVR_STATUS_8 | [7:0] | DFORMAT_OVR_ STATUS[71:64] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits . The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | $0 \times 0$ | R |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1A2 | OVR_STATUS_9 | [7:0] | DFORMAT_OVR STATUS[79:72] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits . The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0$]=$ Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x1A3 | OVR_STATUS_10 | [7:0] | DFORMAT_OVR_ STATUS[87:80] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high) . One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits . The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x1A4 | OVR_STATUS_11 | [7:0] | DFORMAT_OVR STATUS[95:88] | Output Overrange Status Indicator. Converter overrange indication sticky bits (active high). One bit for each virtual converter <br> 0 : No overrange occurred. <br> 1: Overrange occurred. <br> This bit is set to 1 if converter is driven beyond the specified input range. It is sticky, meaning it remains set until explicitly cleared by writing a 1 to the corresponding <br> DFORMAT_OVR_CLEAR[15:0] bits . The corresponding DFORMAT_OVR_CLEAR[15:0] bits must be cleared for further overflows to be reported. <br> [ 0 ] = Overrange sticky bit for Converter 0 <br> [1] = Overrange sticky bit for Converter 1 <br> [2] = Overrange sticky bit for Converter 2 and so on. | 0x0 | R |
| 0x1B0 | DATA_PATTERN_OVERR IDE | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | [3:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | DATA_PATTERN_OVERRIDE | This Bit Overrides the Dformat_tmode_sel[**] in the Dformat. <br> 0 : Don't override data-pattern (Default). <br> 1: Override data-pattern. | 0x0 | R/W |
|  |  | 0 | RESERVED | Reserved. | 0x0 | R |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1C0 | SYNC_CTRL1 | [7:4] | RESERVED | Reserved. | 0x1 | R |
|  |  | 3 | NCORESET_ALL_SYSREF | NCO Reset Control by SYSREF. Applicable only in resynchronization mode. <br> 0 : NCO reset happens only with a SYSREF which caused resynchronization of clocks. <br> 1: NCO reset happens with all SYSREF pulses (not recommended unless SYSREF period is much greater LMFC periods). | 0x1 | R/W |
|  |  | 2 | SYSREF_RESYNC_MODE | SYSREF Resync Mode. <br> 0 : SYSREF is not used for resync <br> 1: SYSREF is used for resync | 0x0 | R/W |
|  |  | 1 | RISEDGE_SYSREF | Risedge SYSREF. <br> 0 : No rise edge detection on SYSREF pin. Input SYSREF used as such <br> 1: Rise edge detection done on input SYSREF and used. | $0 \times 0$ | R/W |
|  |  | 0 | DP_CLK_FORCEN | Reserved. | 0x0 | R/W |
| 0x1C1 | TRIG_PROG_DELAY | [7:0] | TRIG_PROG_DELAY | Programmable delay for input trig in terms of $\mathrm{f}_{\mathrm{s}} / 4$ clock cycles. | 0x0 | R/W |
| 0x1C2 | SYSREF_PROG_DELAY | [7:0] | SYSREF_PROG_DELAY | Programmable delay for input SYSREF terms of fs/2 clock cycles. | 0x0 | R/W |
| 0x1C3 | TRIG_CTRL | [7:6] | TRIG_EDGE_CTRL | Control for Trig Edge Detection. 00: No Edge Detection. <br> 01: Positive Edge. <br> 10: Negative Edge. | 0x0 | R/W |
|  |  | [5:0] | RESERVED | Reserved. | 0x10 | R/W |
| 0x1C4 | DDC_SYNC_CTRL | [7:5] | RESERVED | Reserved. | 0x0 | R/W |
|  |  | 4 | DDC_SOFT_RESET | Digital Down Converter Soft Reset. Digital Down Converter Soft Reset <br> 0 : Normal Operation <br> 1: DDC Held in Reset. <br> Note: this bit can be used to synchronize all the NCOs inside the DDC blocks. | 0x0 | R/W |
|  |  | [3:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | DDC_SYNC_NEXT | DDC Next Synchronization Mode. DDC Next Synchronization Mode <br> 0: Continuous mode <br> 1: Next Synchronization mode - only the next valid edge of SYSREF pin will be used to synchronize the NCO in the DDC block. Subsequent edges of the SYSREF pin will be ignored. <br> Note: The SYSREF pin must an integer multiple of the NCO frequency in order for this function to operate correctly in continuous mode. | 0x1 | R/W |
|  |  | 0 | DDC_SYNC_EN | DDC Synchronization Enable. DDC <br> Synchronization Enable <br> 0: Synchronization Disabled <br> 1: Synchronization Enabled. If DDC_SYNC_ NEXT = 1, only the next valid edge of the SYSREF pin will be used to synchronize the NCO in the DDC block. Subsequent edges of the SYSREF pin are ignored. After the next SYSREF is received, this must be cleared for any subsequent use of next SYSREF. <br> Note: the SYSREF input pin must be enabled in order to synchronize the DDCs. | 0x0 | R/W |

## Data Sheet

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1C5 | DDC_SYNC_STATUS | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | DDC_SYNC_EN_CLEAR | DDC Sync Enable Clear Status. DDC Sync Enable Clear Status | 0x0 | R |
| JESD204B Transmitter (JTX) Control Registers |  |  |  |  |  |  |
| $\begin{aligned} & 0 \times 200 \\ & \text { to } \\ & 0 \times 25 \mathrm{~F} \\ & \text { by } 1 \end{aligned}$ | JTX_CORE_SAMPLE_ XBARn | 7 | JTX_CONV_DISABLE | Converter sample mask to 0. | 0x0 | R/W |
|  |  | [6:0] | JTX_CONV_SEL | Converter sample crossbar selection. | 0x0 | R/W |
| 0x260 | JTX_CORE_CONFIG | 7 | JTX_SYSREF_FOR_RELINK | Will mask lane data to 0 until another SYSREF pulse is received if SYNC~ is asserted. Applies to JESD204B operation only. | 0x0 | R/W |
|  |  | 6 | JTX_SYSREF_FOR_STARTUP | Will mask lane data to 0 until the first SYSREF pulse is received after reset. | 0x0 | R/W |
|  |  | [5:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | JTX_CHKSUM_LSB_ALG | 0: Sum whole octets of LO config for checksum 1: Sum individual fields for checksum. | 0x0 | R/W |
|  |  | 2 | JTX_CHKSUM_DISABLE | Checksum is always 0 . | 0x0 | R/W |
|  |  | [1:0] | JTX_LINK_TYPE | Link layer type selection: 0: 204B 1: 204C 2: 204H. | 0x0 | R/W |
| $\begin{aligned} & 0 \times 261 \\ & \text { to } \\ & 0 \times 264 \\ & \text { by } 1 \end{aligned}$ | JTX_CORE_LANE_ XBARn | 7 | JTX_LANE_PD | Physical lane in use based on link and crossbar configuration. | 0x0 | R |
|  |  | 6 | JTX_FORCE_LANE_PD | Send 0s and activate jtx_lane_pd. | 0x0 | R/W |
|  |  | 5 | JTX_LANE_INV | Invert logical lane data (before crossbar). | 0x0 | R/W |
|  |  | [4:0] | JTX_LANE_SEL | Lane crossbar selection. Setting here selects which logical lane should feed the physical lane. | 0x0 | R/W |
| 0x271 | JTX_CORE_TEST_ CONFIG | 7 | JTX_TEST_USER_GO | Activate USER_SINGLE test mode. | 0x0 | R/W |
|  |  | 6 | JTX_TEST_MIRROR | Reverse bit order of test data. | 0x0 | R/W |
|  |  | [5:4] | JTX_TEST_GEN_SEL | Test insertion point. | 0x0 | R/W |
|  |  | [3:0] | JTX_TEST_GEN_MODE | ```Test mode selection. 0: Disabled for TEST_GEN_SEL = 0, lane loopback for TEST_GEN_SEL = 1 . 1: CHECKER_BOARD 2: WORD_TOGGLE 3: PN31 5: PN15 7: PN7 8: RAMP 14: USER_REPEAT 15: USER_SINGLE.``` | 0x0 | R/W |
| 0x272 | JTX_TEST_USER_DATAO | [7:0] | JTX_TEST_USER_DATA[7:0] | User defined test data in LSBs. | 0x0 | R/W |
| 0x273 | JTX_TEST_USER_DATA1 | [7:0] | JTX_TEST_USER_DATA[15:8] | User defined test data in LSBs. | 0x0 | R/W |
| 0x274 | JTX_TEST_USER_DATA2 | [7:0] | JTX_TEST_USER_DATA[23:16] | User defined test data in LSBs. | 0x0 | R/W |
| 0x275 | JTX_TEST_USER_DATA3 | [7:0] | JTX_TEST_USER_DATA[31:24] | User defined test data in LSBs. | 0x0 | R/W |
| $0 \times 276$ | JTX_TEST_USER_DATA4 | [7:0] | JTX_TEST_USER_DATA[39:32] | User defined test data in LSBs. | 0x0 | R/W |
| 0x277 | JTX_TEST_USER_DATA5 | [7:0] | JTX_TEST_USER_DATA[47:40] | User defined test data in LSBs. | 0x0 | R/W |
| 0x278 | JTX_TEST_USER_DATA6 | [7:0] | JTX_TEST_USER_DATA[55:48] | User defined test data in LSBs. | 0x0 | R/W |
| 0x279 | JTX_TEST_USER_DATA7 | [7:0] | JTX_TEST_USER_DATA[63:56] | User defined test data in LSBs. | 0x0 | R/W |
| 0x27A | JTX_TEST_USER_DATA8 | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | [1:0] | JTX_TEST_USER_DATA[65:64] | User defined test data in LSBs. | 0x0 | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x27B | $\begin{aligned} & \text { JTX_CORE_SYNC_N_ } \\ & \text { SEL } \end{aligned}$ | [7:3] | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | JTX_SYNC_N_SEL | Decimal value to select the physical sync_n source pin. Ignored when JTX_NUM_LINKS = 1 . | 0x0 | R/W |
| 0x27C | JTX_CORE_13 | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | JTX_LINK_EN | See JTX documentation. | 0x0 | R/W |
| 0x27D | JTX_TPL_CONFIG0 | [7:3] | JTX_NS_CFG | Number of unique samples per converter in conv_sample. | 0x0 | R/W |
|  |  | 2 | JTX_TPL_CONV ASYNCHRONOUS | Expect link_pclk asynchronous to conv_clk. This will increase the delay for the domain handoff buffer in fixed latency mode. The increased delay may require setting the JTX_TPL_ASYNC_SUPPORT parameter. | 0x0 | R/W |
|  |  | 1 | JTX_TPL_TEST_ENABLE | Enable long transport layer test. | 0x0 | R/W |
|  |  | 0 | JTX_TPL_ADAPTIVE_LATENCY | Enable adaptive latency mode. Default should be 0. | 0x0 | R/W |
| 0x27E | JTX_TPL_CONFIG1 | 7 | JTX_TPL_SYSREF_IGNORE_ WHEN_LINKED | Mask incoming SYSREF when SYNC~ is deasserted. Applies to 204B operation only. | 0x0 | R/W |
|  |  | 6 | JTX_TPL_SYSREF_CLR_ PHASE_ERR | Clear jtx_tpl_SYSREF_phase_err. | 0x0 | R/W |
|  |  | 5 | JTX_TPL_SYSREF_MASK | Mask any incoming SYSREF to 0. | 0x0 | R/W |
|  |  | [4:3] | RESERVED | Reserved. | 0x0 | R |
|  |  | 2 | JTX_TPL_SYSREF_PHASE_ERR | Incoming SYSREF has been registered at an unexpected time from the previously established SYSREF phase. | 0x0 | R |
|  |  | 1 | JTX_TPL_SYSREF_RCVD | SYSREF phase has been established. | 0x0 | R |
|  |  | 0 | RESERVED | Reserved | 0x0 | R |
| 0x27F | $\begin{aligned} & \text { JTX_TPL_LATENCY_ } \\ & \text { ADJUST } \end{aligned}$ | [7:0] | JTX_TPL_LATENCY_ADJUST | Add additional conv_clk cycles of latency (for both latency modes). Useful in adaptive latency mode to get a wider adaptable range. | 0x0 | R/W |
| 0x280 | $\begin{aligned} & \text { JTX_TPL_PHASE_ } \\ & \text { ADJUST0 } \end{aligned}$ | [7:0] | JTX_TPL_PHASE_ADJUST[7:0] | Output LMFC phase adjustment in conv_clk cycles. Maximum value is $\mathrm{k}^{*} \mathrm{~s} / \mathrm{ns}-1$. | 0x0 | R/W |
| 0x281 | $\begin{aligned} & \text { JTX_TPL_PHASE_ } \\ & \text { ADJUST1 } \end{aligned}$ | [7:0] | JTX_TPL_PHASE_ ADJUST[15:8] | Output LMFC phase adjustment in conv_clk cycles. Maximum value is $\mathrm{k}^{*} \mathrm{~s} / \mathrm{ns}-1$. | $0 \times 0$ | R/W |
| 0x282 | JTX_TPL_TEST_NUM_ FRAMESO | [7:0] | JTX_TPL_TEST_NUM_ FRAMES_M1[7:0] | Number of frames (minus 1) in the long transport layer test pattern. | $0 \times 0$ | R/W |
| 0x283 | JTX_TPL_TEST_NUM_ FRAMES1 | [7:0] | JTX_TPL_TEST_NUM_ FRAMES_M1[15:8] | Number of frames (minus 1) in the long transport layer test pattern. | $0 \times 0$ | R/W |
| 0x284 | $\begin{aligned} & \text { JTX_TPL_SYSREF_N_ } \\ & \text { SHOT } \end{aligned}$ | [7:5] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | 4 | $\begin{aligned} & \text { JTX_TPL_SYSREF_N_SHOT_EN } \\ & \text { ABLE } \end{aligned}$ | Mask all incoming SYSREF pulses except the Nth pulse specified by the n_shot_count. Disabling this will cause all SYSREF pulses to be sampled (continuous mode) and reset the n _shot counter. | 0x0 | R/W |
|  |  | [3:0] | JTX_TPL_SYSREF_N_SHOT_C OUNT | Mask all incoming SYSREF pulses except the Nth pulse where N is the value programmed +1 . Only used when n_shot_enable is high. | 0x0 | R/W |
| 0×285 | JTX_TPL_BUF_FRAMES | [7:0] | JTX_TPL_BUF_FRAMES | Frame delay through transport layer buffer. | 0x0 | R |
| 0x286 | JTX_LO_DID | [7:0] | JTX_DID_CFG | Device (= link) identification no. | 0x0 | R/W |
| 0x287 | JTX_LO_ADJCNT_BID | [7:4] | JTX_ADJCNT_CFG | Number of adjustment resolution steps to adjust DAC LMFC. Applies to Subclass 2 operation only. | 0x0 | R/W |
|  |  | [3:0] | JTX_BID_CFG | Bank ID Extension to DID. | 0x0 | R/W |
|  |  | [4:0] | RESERVED | Reserved. | 0x0 | R |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x289 | JTX_LO_SCR_L | 7 | JTX_SCR_CFG | $\begin{aligned} & \text { JTx Scrambler } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ | 0x0 | R/W |
|  |  | [6:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:0] | JTX_L_CFG | Number of lanes per converter device (link). $\begin{aligned} & 0: L=1 \\ & 1: L=2 \\ & 2: L=3 \\ & 3: L=4 \end{aligned}$ <br> Values $>3$ are not supported | 0x0 | R/W |
| 0x28A | JTX_LO_F | [7:0] | JTX_F_CFG | Number of octets per frame per lane. $\mathrm{F}=\mathrm{N} / 16 \times \mathrm{M} \times \mathrm{N} / \mathrm{L} .$ | 0x0 | R/W |
| 0x28B | JTX_L0_K | [7:0] | JTX_K_CFG | Number of frames in a multi-frame/block. | 0x0 | R/W |
| 0x28C | JTX_LO_M | [7:0] | JTX_M_CFG | Number of converters per device. <br> JTx number of virtual converters per link ( $M=$ JTX $M$ configuration +1 ). $0=1$ virtual converter $1=2$ virtual converters $2=3$ virtual converters $3=4$ virtual converters $5=6$ virtual converters $7=8$ virtual converters $11=12$ virtual converters $15=$ 16 virtual converters All other values are invalid. | 0x0 | R/W |
| 0x28D | JTX_LO_CS_N | [7:6] | JTX_CS_CFG | Number of control bits per sample. | 0x0 | R/W |
|  |  | 5 | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:0] | JTX_N_CFG | Converter resolution. | 0x0 | R/W |
| 0x28E | JTX_LO_SUBCLASSV_NP | [7:5] | JTX_SUBCLASSV_CFG | Device Subclass Version 2: align transmission and LMFC boundaries to SYNC $\sim$ 1: align transmission and LMFC boundaries to SYSREF 0: transmission and LMFC boundaries are arbitrary. | 0x0 | R/W |
|  |  | [4:0] | JTX_NP_CFG | Total number of bits per sample. | 0x0 | R/W |
| 0x28F | JTX_LO_JESDV_S | [7:5] | JTX_JESDV_CFG | JESD204 version 001: JESD204B | 0x0 | R/W |
|  |  | [4:0] | JTX_S_CFG | Samples per converter per frame. | 0x0 | R/W |
| 0×290 | JTX_LO_HD | 7 | JTX_HD_CFG | High Density format enabled. | 0x0 | R/W |
|  |  | [6:0] | RESERVED | Reserved. | 0x0 | R |
| $\begin{aligned} & \hline 0 \times 293 \\ & \text { to } \\ & 0 \times 296 \\ & \text { by } 1 \\ & \hline \end{aligned}$ | JTX_LO_CHKSUMn | [7:0] | JTX_CHKSUM_CFG | Checksum calculation output (per lane). | 0x0 | R |
| $\begin{aligned} & 0 \times 297 \\ & \text { to } \\ & 0 \times 29 \mathrm{~A} \\ & \text { by } 1 \end{aligned}$ | JTX_LO_LIDn | ${ }^{[7: 5]}$ | RESERVED | Reserved. | 0x0 | ${ }^{R}$ |
|  |  | [4:0] | JTX_LID_CFG | Lane identification number (within link). | 0x0 | R/W |
| 0x2A3 | JTX_DL_204B_CONFIG0 | [7:4] | $\begin{aligned} & \text { JTX_DL_204B_ILAS_DELAY_C } \\ & \text { FG } \end{aligned}$ | Delays ILAS Start by 0 to 15 LMFC Periods. | 0x0 | R/W |
|  |  | 3 | JTX_DL_204B_BYP_ILAS_CFG | bypass initial lane alignment sequence. | 0x0 | R/W |
|  |  | 2 | JTX_DL_204B_ILAS_TEST_ EN_CFG | Enable ilas test mode that sends repeated ILAS pattern. If sync_n not active then 16 Kchars sent followed by repeated ILAS. | 0x0 | R/W |
|  |  | 1 | $\begin{aligned} & \text { JTX_DL_204B_BYP_8B10B_ } \\ & \text { CFG } \end{aligned}$ | Bypass 8-bit/10-bit encoder. | 0x0 | R/W |
|  |  | 0 | JTX_DL_204B_BYP_ACG_CFG | bypass alignment character generation. | 0x0 | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x2A4 | JTX_DL_204B_CONFIG1 | [7:3] | RESERVED | Reserved. | 0x0 | R |
|  |  | 2 | $\begin{aligned} & \text { JTX_DL_204B_LSYNC_EN_ } \\ & \text { CFG } \end{aligned}$ | Lane sync on both sides enabled. | 0x0 | R/W |
|  |  | 1 | JTX_DL_204B_DEL_SCR_CFG | Alternative scrambler enable (see JESD204B section 5.2.4) $1=$ scrambling begins at octet 2 of user data $0=$ scrambling begins at octet 0 of user data This is the common usage. | 0x0 | R/W |
|  |  | 0 | JTX_DL_204B_10B_MIRROR | Reverse order of 10 bit symbols from 204B link layer data. | 0x0 | R/W |
| 0x2A5 | JTX_DL_204B_CONFIG2 | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | 5 | JTX_DL_204B_TESTMODE_IG NORE_SYNCN_CFG | ignore sync_n input during D21.5 and RPAT modes. | 0x0 | R/W |
|  |  | 4 | $\begin{aligned} & \text { JTX_DL_204B_TPL_TEST_EN_ } \\ & \text { CFG } \end{aligned}$ | Turn on JESD Pattern Sequence test mode. | 0x0 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:1] | $\begin{aligned} & \text { JTX_DL_204B_RJSPAT_SEL_C } \\ & \text { FG } \end{aligned}$ | High Frequency Patterns Test Modes $11=$ Unused $10=$ JTSPAT Sequence $01=$ JSPAT Sequence $00=$ RPAT Sequence. | 0x0 | R/W |
|  |  | 0 | $\begin{aligned} & \text { JTX_DL_204B_RJSPAT_EN_CF } \\ & \text { G } \end{aligned}$ | Enable RPAT/JSPAT/JTSPAT Generator $1=$ on (Note: Must also set phy_data_sel[n] = 1) $0=$ off. | 0x0 | R/W |
| 0x2A6 | JTX_DL_204B_KF_ILAS | [7:0] | JTX_DL_204B_KF_ILAS_CFG | Number of multiframes to transmit during initialization sequence $=4^{*}(\mathrm{kf}$ _ilas_cfg+1). | 0x0 | R/W |
| 0x2A8 | JTX_DL_204B_SYNC_N | 7 | JTX_DL_204B_SYNC_N | JESD204 Frame Sync. Active low. Synchronous upon rising edge pclk. 0=transmit code group sync (K characters). Subclass 1: Internal LMFC reset for 1-pclk by falling edge sync_n Subclass 0 : Internal Imfc held in reset by sync_n=0. | 0x0 | R |
|  |  | [6:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | JTX_DL_204B_SYNC_N_ FORCE_EN | Force SYNC ~ signal to value specified. | 0x0 | R/W |
|  |  | 0 | JTX_DL_204B_SYNC_N_ FORCE_VAL | Value to force SYNC if force enabled. | 0x0 | R/W |
| 0x2A9 | JTX_DL_204B_CLEAR_ SYNC_NE_COUNT | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | JTX_DL_204B_CLEAR_SYNC_ NE_COUNT | Clear counter of SYNC falling edges. | 0x0 | R/W |
| 0x2AA | $\begin{aligned} & \text { JTX_DL_204B_SYNC_ } \\ & \text { NE_COUNT } \end{aligned}$ | [7:0] | $\begin{aligned} & \text { JTX_DL_204B_SYNC_NE_COU } \\ & \text { NT } \end{aligned}$ | Count of falling SYNC edges. | $0 \times 0$ | R |
| $\begin{aligned} & \text { 0x2AB } \\ & \text { to } \\ & 0 \times 2 A E \\ & \text { by } 1 \end{aligned}$ | JTX_DL_204B_LANE_ CONFIGn | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | $\begin{aligned} & \text { JTX_DL_204B_SCR_IN_CTRL_ } \\ & \text { CFG } \end{aligned}$ | connect test_data[39:0] to scrambler input for lane n . | 0x0 | R/W |
|  |  | 3 | $\begin{aligned} & \text { JTX_DL_204B_SCR_DATA_ } \\ & \text { SEL_CFG } \end{aligned}$ | Scrambler Input JESD Data on Lane Boundary scr_data_sel_cfg [n]: 1 = Continuous D21.5 Data for Lane [n] scr_data_sel_cfg [n]: $0=$ JESD Frame Memory or ILAS Data for Lane[n]. | 0x0 | R/W |
|  |  | 2 | $\begin{aligned} & \text { JTX_DL_204B_PHY_DATA_ } \\ & \text { SEL_CFG } \end{aligned}$ | JESD Data to PHY on a Lane Boundary [n]: $1=$ RPAT/JSPAT/JTSPAT Generator Data [n]: $0=8$-bit/10-bit Encoder Output Data. | 0x0 | R/W |
|  |  | 1 | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | RESERVED | Reserved | $0 \times 0$ | R/W |
| $\begin{aligned} & 0 \times 2 \mathrm{C} 9 \\ & \text { to } \\ & 0 \times 2 \mathrm{CC} \\ & \text { by } 1 \end{aligned}$ | JTX_PHY_IFX_LANE_ CONFIGn | [7:4] | JTX_LANE_FIFO_WR_ENTRIES | Number of entries in the FIFO synchronized to the write pointer. | $0 \times 0$ | R |
|  |  | [3:0] | JTX_BR_LOG2_RATIO | Log(bit repeat ratio)/Log(2), per lane. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x301 | PLL_STATUS | 7 | JTX_PLL_LOCKED | PLL Locked Status Bit. | 0x0 | R |
|  |  | [6:0] | RESERVED | Reserved. | 0x0 | R |
| 0x309 | SYSREF_DELAY_REG | 7 | SYSREF_PULSE_DELAY_ ENABLE | Force link reset from Regmap. | 0x0 | R/W |
|  |  | [6:0] | SYSREF_PULSE_DELAY_CYCLES | Force link reset from Regmap. | 0x0 | R/W |
| 0x30A | RESET_CTRL_REG | 7 | FORCE_JTX_PLL_RST_ RELEASE_EN | Enable Force JTX_PLL Reset Release. | 0x0 | R/W |
|  |  | 6 | FORCE_JTX_PLL_RST_ RELEASE | Force JTX_PLL reset release. | 0x0 | R/W |
|  |  | 5 | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | FORCE_JTX_DIGITAL_RESET_ ON_SYSREF | Enable SYSREF to Force link reset. | 0x0 | R/W |
|  |  | [3:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | FORCE_JTX_DIGITAL_RESET_ ON_RSTEN_FORCE_EN | Enable Early Detection of SYSREF to Force link reset. | 0x0 | R/W |
| 0x30B | SER_PARITY_RESET_EN1 | [7:0] | SER_PARITY_RESET_EN | parity reset enable. | 0x0 | R/W |
| 0x30C | LCM_DIV_FORCE_EN | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | LCM_DIV_FORCE_EN | LCM Divider Value Force Enable. | 0x0 | R/W |
| 0x30D | LCM_DIV1 | [7:0] | LCM_DIV[7:0] | LCM Divider Value. | 0x0 | R/W |
| 0x30E | LCM_DIV2 | [7:0] | LCM_DIV[15:8] | LCM Divider Value. | 0x0 | R/W |
| 0x30F | LMFC_CTL | 7 | LMFC_OUT_SEL | To select the Imfc or divided Imfc'. | 0x0 | R/W |
|  |  | [6:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | LMFC_DIV_EDGE | which edge of LMFC. which edge of LMFC is used for division before sending out of GPIO. Ofor posedge | 0x0 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | LMFC_OUT_DIV | Divider value before passing LMFC out of GPIO. | 0x0 | R/W |
| 0x310 | FORCE_LINK_RESET_REG | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | FORCE_LINK_DIGITAL_RESET | Force link reset from Regmap. | 0x0 | R/W |
|  |  | [3:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | FORCE_LINK_RESET | Force link reset from Regmap. | 0x1 | R/W |
| $0 \times 313$ | PHASE_ESTABLISH_ STATUS | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | JTX_PHASE_ESTABLISHED | phase established readback. | 0x0 | R |
| 0x315 | CLKGEN_ALIGN_FALL_R ST_DEASSERT | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | CLKGEN_ALIGN_FALL_FOR_R ST_DEASSERT | To use clkgen_align for rst de-assert. | 0x0 | R/W |
| 0x317 | PLL_REF_CLK_DIV1_REG | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | [3:0] | DIVM_JTX_PLL_RC_RX | Selects output division rate;. Selects output division rate; <br> 0: pd <br> 1: no divider <br> 2: divide by 2 <br> 3: divide by 4 | 0x2 | R/W |
| 0x319 | PCLK_SYNC_DIV_REG1 | [7:0] | PCLK_SYNC_DIV_VAL[7:0] | JESD Synchronous PCLK Divider Value. | 0x4 | R/W |
| 0x31A | PCLK_SYNC_DIV_REG2 | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | PCLK_SYNC_DIV_VAL[8] | JESD Synchronous PCLK Divider Value. | 0x0 | R/W |
| 0x31B | PCLK_ASYNC_DIV_REG1 | [7:0] | PCLK_ASYNC_DIV_VAL[7:0] | JESD Asynchronous PCLK Divider Value. | 0x4 | R/W |
| 0x31C | PCLK_ASYNC_DIV_REG2 | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | PCLK_ASYNC_DIV_VAL[8] | JESD Asynchronous PCLK Divider Value. | 0x0 | R/W |
| 0x31D | CONV_CLK_DIV_REG1 | [7:0] | CONV_CLK_DIV_VAL[7:0] | JESD Conv Clock Divider Value. | 0x4 | R/W |
| 0x31E | CONV_CLK_DIV_REG2 | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | [1:0] | CONV_CLK_DIV_VAL[9:8] | JESD Conv Clock Divider Value. | 0x0 | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x31F | JTX_CLK_CTRL_REG | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | JTX_ASYNC_PCLK_EN | Enable to the Async Conv Clk Divider. | 0x1 | R/W |
|  |  | 2 | JTX_IFX_CLK_EN | Enable to the IFX Clock Divider. | 0x1 | R/W |
|  |  | 1 | JTX_CONV_CLK_EN | Enable to the Conv Clk Divider. | 0x1 | R/W |
|  |  | 0 | JTX_SYNC_PCLK_EN | Enable to the Sync PCLK Divider. | 0x1 | R/W |
| 0x320 | JTX_CLK_CTRL_REG2 | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | $\begin{aligned} & \text { JTX_CONV_CLK_DIV_ } \\ & \text { OVERRIDE } \end{aligned}$ | Override the Async Conv Clk Div Val with the Regmap Val. | 0x0 | R/W |
|  |  | 2 | JTX_IFX_CLK_DIV_OVERRIDE | Override the Async Conv Clk Div Val with the Regmap Val. | 0x0 | R/W |
|  |  | 1 | JTX_SYNC_PCLK_DIV_ OVERRIDE | Override the Async Conv Clk Div Val with the Regmap Val. | 0x0 | R/W |
|  |  | 0 | JTX_ASYNC_PCLK_DIV_ OVERRIDE | Override the Async Conv Clk DivVal with the Regmap Val. | 0x0 | R/W |
| 0x321 | IFX_CLK_DIV_REG1 | [7:0] | IFX_CLK_DIV_VAL[7:0] | JESD IFX Clock Divider Value. | 0x4 | R/W |
| 0x322 | IFX_CLK_DIV_REG2 | [7:1] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | 0 | IFX_CLK_DIV_VAL[8] | JESD IFX Clock Divider Value. | 0x0 | R/W |
| 0x323 | ASYNC_PCLK_CTRL | 7 | TESTMUX_CLK_SEL | Select Testmux_clk[0] as the asynchronous clock. | 0x0 | R/W |
|  |  | 6 | TESTMUX_CLK_EN | Enable Testmux_clk[0] Select. | 0x0 | R/W |
|  |  | [5:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | ASYNC_LANE_DOUT_SEL | Select Asynchronous Lane Data. | $0 \times 0$ | R/W |
|  |  | 2 | ASYNC_LINK_PCLK_SEL | Select Asynchronous Link PCLK. | 0x0 | R/W |
|  |  | 1 | ASYNC_LANE_CLK_SEL | Select Asynchronous Lane Clock. | 0x0 | R/W |
|  |  | 0 | ASYNC_IFX_PCLK_SEL | Select Asynchronous IFX PCLK. | 0x0 | R/W |
| 0x325 | $\begin{aligned} & \text { JTX_PCLK_DIV_ } \\ & \text { INTEGER1 } \end{aligned}$ | [7:0] | JTX_PCLK_DIV_INTEGER[7:0] | Integer Part for PCLK Divider. | 0x0 | R/W |
| 0x326 | $\begin{aligned} & \text { JTX_PCLK_DIV_ } \\ & \text { INTEGER2 } \end{aligned}$ | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | JTX_PCLK_DIV_INTEGER[8] | Integer Part for PCLK Divider. | 0x0 | R/W |
| 0x327 | JTX_PCLK_DIV_FRAC_ NUM | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:0] | JTX_PCLK_DIV_FRAC_NUM | Fractional Numerator for PCLK Divider. | 0x0 | R/W |
| 0x328 | JTX_PCLK_DIV_FRAC_ DEN | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:0] | JTX_PCLK_DIV_FRAC_DEN | Fractional Denominator for PCLK Divider. | 0x0 | R/W |
| 0x329 | $\begin{aligned} & \text { JTX_IFX_PCLK_DIV_ } \\ & \text { INTEGER1 } \end{aligned}$ | [7:0] | JTX_IFX_PCLK_DIV_ INTEGER[7:0] | Integer Part for PCLK Divider. | 0x0 | R/W |
| 0x32A | $\begin{aligned} & \text { JTX_IFX_PCLK_DIV_ } \\ & \text { INTEGER2 } \end{aligned}$ | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | $\begin{aligned} & \text { JTX_IFX_PCLK_DIV_ } \\ & \text { INTEGER[8] } \end{aligned}$ | Integer Part for PCLK Divider. | 0x0 | R/W |
| 0x32B | JTX_IFX_PCLK_DIV_ FRAC_NUM | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:0] | JTX_IFX_PCLK_DIV_FRAC_ NUM | Fractional Numerator for PCLK Divider. | 0x0 | R/W |
| 0x32C | JTX_IFX_PCLK_DIV_ FRAC_DEN | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:0] | JTX_IFX_PCLK_DIV_FRAC_ DEN | Fractional Denominator for PCLK Divider. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x402 | JTX_SWING | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:4] | DRVSWING_CH1_SER_RC | SERDOUT1 output swing level. $\begin{aligned} & 0=1.00 \times \text { DVDD } \\ & 1=0.85 \times \text { DVDD } \\ & 2=0.75 \times \text { DVDD } \\ & 3=0.50 \times \text { DVDD } \end{aligned}$ | 0x1 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | DRVSWING_CHO_SER_RC | SERDOUTO output swing level. $\begin{aligned} & 0=1.00 \times \text { DVDD } \\ & 1=0.85 \times \text { DVDD } \\ & 2=0.75 \times \text { DVDD } \\ & 3=0.50 \times \text { DVDD } \end{aligned}$ | 0x1 | R/W |
| 0x403 | JTX_SWING2 | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:4] | DRVSWING_CH3_SER_RC | SERDOUT3 output swing level. $\begin{aligned} & 0=1.00 \times \text { DVDD } \\ & 1=0.85 \times \text { DVDD } \\ & 2=0.75 \times \text { DVDD } \\ & 3=0.50 \times \text { DVDD } \end{aligned}$ | 0x1 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | DRVSWING_CH2_SER_RC | SERDOUT2 output swing level. $\begin{aligned} & 0=1.00 \times \text { DVDD } \\ & 1=0.85 \times \text { DVDD } \\ & 2=0.75 \times \text { DVDD } \\ & 3=0.50 \times \text { DVDD } \end{aligned}$ | 0x1 | R/W |
| 0x40A | POST_TAP_LEVEL1 | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:4] | DRVPOSTEM_CH1_SER_RC | Sets Post Tap Level for SERDOUT1. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=9 \mathrm{~dB} . \\ & 4=12 \mathrm{~dB} . \\ & 5 \text { to } 7=\text { not applicable. } \end{aligned}$ | $0 \times 0$ | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | DRVPOSTEM_CH0_SER_RC | Sets Post Tap Level for SERDOUTO. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=9 \mathrm{~dB} . \\ & 4=12 \mathrm{~dB} . \\ & 5 \text { to } 7=\text { not applicable. } \end{aligned}$ | $0 \times 0$ | R/W |
| 0x40B | POST_TAP_LEVEL2 | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:4] | DRVPOSTEM_CH3_SER_RC | Sets Post Tap Level for SERDOUT3. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=9 \mathrm{~dB} . \\ & 4=12 \mathrm{~dB} . \\ & 5 \text { to } 7=\text { not applicable. } \end{aligned}$ | 0x0 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | DRVPOSTEM_CH2_SER_RC | Sets Post Tap Level for SERDOUT2. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=9 \mathrm{~dB} . \\ & 4=12 \mathrm{~dB} . \end{aligned}$ <br> 5 to $7=$ not applicable. | $0 \times 0$ | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x413 | PRE_TAP_LEVEL_CH0 | [7:0] | DRVPREEM_CH0_SER_RC | Sets Pre Tap Level for SERDOUTO. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=\text { not applicable. } \end{aligned}$ | 0x0 | R/W |
| 0×414 | PRE_TAP_LEVEL_CH1 | [7:0] | DRVPREEM_CH1_SER_RC | Sets Pre Tap Level for SERDOUT1. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=\text { not applicable. } \end{aligned}$ | 0x0 | R/W |
| 0x415 | PRE_TAP_LEVEL_CH2 | [7:0] | DRVPREEM_CH2_SER_RC | Sets Pre Tap Level for SERDOUT2. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=\text { not applicable. } \end{aligned}$ | 0x0 | R/W |
| 0x416 | PRE_TAP_LEVEL_CH3 | [7:0] | DRVPREEM_CH3_SER_RC | Sets Pre Tap Level for SERDOUT3. $\begin{aligned} & 0=0 \mathrm{~dB} . \\ & 1=3 \mathrm{~dB} . \\ & 2=6 \mathrm{~dB} . \\ & 3=\text { not applicable. } \end{aligned}$ | 0x0 | R/W |
| 0x425 | PARITY_ERROR | [7:0] | PARITY_ERROR_SER[7:0] | JTx Parity Output Error flag, <0>=ch0, <1>=ch1 | 0x0 | R |
| 0x426 | PARITY_ERROR2 | [7:0] | PARITY_ERROR_SER[15:8] | JTx Parity Output Error flag, <0>=ch0, <1>=ch1 | 0x0 | R |
| 0x427 | PARITY_RST_N | [7:0] | SER_PARITY_RST_N[7:0] | JTx Parity Clear bit each bit is a channel. JTx Parity Clear bit each bit is a channel $==><3>=$ chan_3, <2> = chan_2 | 0x0 | R/W |
| 0x428 | PARITY_RST_N2 | [7:0] | SER_PARITY_RST_N[15:8] | JTx Parity Clear bit each bit is a channel. JTx Parity Clear bit each bit is a channel $==><3>=$ chan_3, <2> = chan_2 | 0x0 | R/W |
| 0x439 | MAIN_DATA_INV | [7:4] | RESERVED | Reserved | 0x0 | R/W |
|  |  | 3 | OUTPUTDATAINVERT_CH3 | JTx, Invert SERDOUT3 data. $0=$ normal. <br> 1 = invert. | 0x0 | R/W |
|  |  | 2 | OUTPUTDATAINVERT_CH2 | JTx, Invert SERDOUT2 data. 0 = normal. <br> 1 = invert. | 0x0 | R/W |
|  |  | 1 | OUTPUTDATAINVERT_CH1 | JTx, Invert SERDOUT1 data. 0 = normal. <br> 1 = invert. | 0x0 | R/W |
|  |  | 0 | OUTPUTDATAINVERT_CH0 | $\begin{aligned} & \text { JTx, Invert SERDOUTO data. } \\ & 0=\text { normal. } \\ & 1 \text { = invert. } \end{aligned}$ | $0 \times 0$ | R/W |
| 0x447 | SYNCINB_CTRL | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | PD_SYNCINB_RX_RC | SYNCINB receiver power control bit. <br> $0=$ Normal Operation <br> 1 = Power Down | 0x1 | R/W |
|  |  | 2 | SYNCINB_RX_PN_INV_RC | SYNCINB Polarity control bit. <br> $0=$ Normal polarity <br> 1 = Invert polarity | 0x0 | R/W |
|  |  | 1 | SYNCINB_RX_ONCHIP_TERM_R C | SYNCINB onchip termination control bit. <br> $0=$ Disabled (Use if $0 \times 447[0]=0$ ) <br> 1 = Enabled (100 differential) | $0 \times 0$ | R/W |
|  |  | 0 | SYNCINB_RX_MODE_RC | SYNCINB Mode control bit. <br> $0=$ CMOS mode (Single Ended) <br> 1 = LVDS mode (Differential) | 0x0 | R/W |
| 0x449 | JTX_CTRL | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | JTAG_EN_SER_TESTMODE_RC | SYNC control bit. | 0x0 | R/W |

AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x500 | JTX_PLL_RST | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | RSTB_JTX_PLL_RC | Force link reset from REGMAP. | 0x0 | R/W |
| 0x501 | PLL_ENABLE_CTRL | 7 | PLL_LOCKED_BYPASS_VAL | Bypass value for PLL_LOCKED output when PLL_LOCKED_BYPASS is 1 . Select between PLL lock signal and timer based lock signal generation | 0x0 | R/W |
|  |  | 6 | PLL_LOCKED_BYPASS | Bypass control for PLL_LOCKED output. <br> 0: use state machine value <br> 1: use PLL_LOCKED_BYPASS_VAL). Select between PLL lock signal and timer based lock signal generation | 0x0 | R/W |
|  |  | 5 | JTX_PLL_BYPASS_LOCK | Bypass PLL lock input. | 0x0 | R/W |
|  |  | 4 | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | LOLSTICKYCLEAR_FORCE_ JTX_PLL_RC | Clears out loss of lock bit. | 0x0 | R/W |
|  |  | 2 | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | LDSYNTH_FORCE_JTX_PLL_A DC | to start calibration. A short "1" pulse starts VCO calibration, the pulse width should be at least 1 reference clock period. Allows for user to do a calibration at will. | 0x0 | R/W |
|  |  | 0 | PWRUP_JTX_PLL | Power up PLL. Power up PLL, starts LDO, Starts Calibration, sends out PLL locked when done. "Big green button", forces power up, will not read back correctly if PLL is powered up internally | 0x0 | R/W |
| 0×502 | PLL_STATUS | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | LOSSLOCK_JTX_PLL_RS | PLL went out-of-lock. Bit to indicate PLL went out-of-lock at any time between frequency acquisitions. | 0x0 | R |
|  |  | 3 | RFPLLLOCK_JTX_PLL_RS | PLL is locked when this bit is HIGH. | 0x0 | R |
|  |  | 2 | VCOCALINPROG_JTX_PLL_RS | 0 : when the last ALC is done (VCO cal. state machine is in ALC_CAL_LSB state). 1: when init_cal_redge=1 initiated by ld_synth | 0x0 | R |
|  |  | 1 | REGULATORRDY_JTX_PLL_RS | High = indicates regulator voltage is above threshold for at least cnt conversions | 0x0 | R |
|  |  | 0 | JTX_PLLLOCK_JTX_PLL_RS | PLL is locked when this bit is high. | 0x0 | R |
| 0x506 | PLL_ENCAL | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | PD_TXCLK_DIST_RC | txclk dist rc. Enable output clocks to serializer1 『 SER | 0x0 | R/W |
|  |  | 3 | PD_RXCLK_DIST_RC | rxclk dist rc. Enable output clocks to serializer1 『 SER | 0x0 | R/W |
|  |  | 2 | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | EN_TX_ONLY_JTX_PLL_RC | Enable output clocks to serializer 1 - SER only | 0x0 | R/W |
|  |  | 0 | EN_OCTAVECAL_JTX_PLL_RC | Determines whether to enable PLL octave calibration. | 0x0 | R/W |
| 0x507 | JTX_PLL_REF_CLK_ DIV1_REG | 7 | REFCK_DIV40BDIV120_JTX_PLL | Ref clock output (1/40 or 1/120). | 0x0 | R/W |
|  |  | 6 | DIVP_JTX_PLL_RC | Selects whether B is multiplied by 6 or 8 . Selects output division rate; $0->$ pd, $1->$ no divider, 2 >divide by 2, 3->divide by 4 | 0x0 | R/W |
|  |  | [5:4] | DIVM_JTX_PLL_RC | Selects output division rate;. Selects output division rate; $0->/ 1,1->/ 2$. Bit [1] is not used. | 0x2 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | REFINDIV_JTX_PLL_RC | Sets division rate on input:. Sets division rate on input: $0->1,1->2,2->4,3->8,4$ and above div 16 | 0x2 | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x508 | PLL_DIV2 | [7:0] | B_JTX_PLL_RC | Selects PLL feedback divider. Sets integer division rate as $N=8^{*} B$, where $B=5$ is its minimum value. (divb) | 0x5 | R/W |
| 0x50A | PLL_DIVOVD | [7:4] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | 3 | RXDIVRATEOVD_JTX_PLL_RC | Override rxdivrate. | 0x0 | R/W |
|  |  | 2 | REFINDIVOVD_JTX_PLL_RC | Override refindiv. | 0x1 | R/W |
|  |  | 1 | DIVMOVD_JTX_PLL_RC | Override divm control. | 0x1 | R/W |
|  |  | 0 | BOVD_JTX_PLL_RC | Bypass from octave cal (use b_JTX_PLL_rc). | 0x1 | R/W |
| 0x50B | PLL_RXDIVRATE | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | [3:0] | RXDIVRATE_JTX_PLL_RC | When refindivovd is 1, sets value for rx_divrate. | 0x8 | R/W |
| 0x50C | PLL_VCO_TRIM | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | [5:0] | VCORTRIM_JTX_PLL_RC | Trim code slaved to 6-bits in the bandgap. | $0 \times 0$ | R/W |
| 0x50D | PLL_REFCLK_CPL | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | SEL_REFINDIV3_JTX_PLL_RC | Enables additional /3 on input reference clock to PLL. | $0 \times 0$ | R/W |
|  |  | 0 | SEL_REFCKDCACB_JTX_PLL_RC | Determines whether the reference clock input should be DC-coupled (1) or AC coupled (0) | 0x1 | R/W |
| 0x50E | CBUS_REN_JTX_PLL | [7:1] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | 0 | CBUS_REN_JTX_PLL_RC | Read enable for JTX_PLL registers. | 0x0 | R/W |
| 0x50F | $\begin{aligned} & \text { CBUS_WSTROBE_JTX_ } \\ & \text { PLL } \end{aligned}$ | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | CBUS_WSTROBE_JTX_PLL_RC | Write Strobe for JTX_PLL registers. | 0x0 | R/W |
| 0x510 | CKDIST_PD | [7:2] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | 1 | IDIST_PD_RC | Enable output clocks to serializer. 1 : Enable | $0 \times 0$ | R/W |
|  |  | 0 | PD_PPF_DES_RC | Enable output clocks to serializer 1 : Enable | 0x0 | R/W |
| 0x511 | POLYPHASE_CTRL | [7:0] | TRIM_POLYPHASE_DES_RC | DESIGNER DEBUG: Polyphase control. DESIGNER DEBUG: Polyphase control: <6:5>: ppf_divm_od<1:0>, <4>: en_ppf_divm_od, <3:1>: inv_str_od<2:0>, <0>: en_inv_str_od. | 0x2F | R/W |
| 0x512 | PLL_READ_FREQ4 | [7:0] | VCOFREQBAND_JTX_PLL_ RS[7:0] | VCO frequency control word that sets VCO frequency, 00: max. VCO frequency, 7FF: min. VCO frequency | $0 \times 0$ | R |
| 0x513 | PLL_READ_FREQ5 | [7:3] | RESERVED | Reserved. | 0x0 | R |
|  |  | [2:0] | VCOFREQBAND_JTX_PLL_RS[ 10:8] | VCO frequency control word that sets VCO frequency, 00: max. VCO frequency, 7FF: min. VCO frequency | $0 \times 0$ | R |
| 0x514 | PLL_PTAT_STARTUP | [7:0] | PTAT_STARTUP_JTX_PLL_RC | PTAT startup control. | 0x0 | R/W |
| 0x515 | PLL_PTAT_STARTUP_ STATUS1 | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | PTAT_STARTUP_STATUS_RS1 | PTAT startup status. | 0x0 | R |
| 0x516 | PLL_PTAT_STARTUP_ STATUS2 | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | PTAT_STARTUP_STATUS_RS2 | PTAT startup status. | 0x0 | R |
| 0x517 | PLL_TEMP | [7:1] | RESERVED | Reserved. | 0x0 | R |
|  |  | 0 | TDEGCINIT_JTX_PLL_RC | Low-to-High transition activates on-chip temperature measurement. | $0 \times 0$ | R/W |
| 0x51E | PLL_LOCK_CTL1 | [7:4] | JTX_PLL_LOCK_DIVIDER[3:0] | PLL Lock counter. | 0x0 | R/W |
|  |  | [3:1] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | 0 | JTX_PLL_LOCK_SEL | PLL lock and timer based lock select. Select between PLL lock signal and timer based lock signal generation | 0x0 | R/W |
| 0x51F | PLL_LOCK_CTL2 | [7:6] | RESERVED | Reserved. | $0 \times 0$ | R |
|  |  | [5:0] | JTX_PLL_LOCK_DIVIDER[9:4] | PLL Lock counter. | 0x0 | R/W |
| 0x520 | CBUS_ADDR | [7:0] | CBUS_ADDR_JTX_PLL_RC | Control bus address select. | 0x0 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x521 | CBUS_WDATA | [7:0] | CBUS_WDATA_JTX_PLL_RC | Control Bus data,. Control Bus data, channel selected with cbus_wstrobe_ser signal | 0x0 | R/W |
| 0x522 | CBUS_RDATA | [7:0] | CBUS_RDATA_JTX_PLL_RS | Read back bus, channel selected bwith cbus_ren_ser. | 0x0 | R |
| 0x523 | REFCLK_CTRL | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | [6:3] | SEL_REFCLK_RCVR_CM_CTRL | Synca for refclk. | 0x0 | R/W |
|  |  | 2 | $\begin{aligned} & \text { SEL_REFCLK_RCVR_LP_MODE } \\ & \text { _RC } \end{aligned}$ | Synca for refclk. | 0x0 | R/W |
|  |  | 1 | SEL_SYNCA_FOR_REFCLK_RC | Synca for refclk. | 0x0 | R/W |
|  |  | 0 | EN_REFCLK_RCVR_RC | Synca for refclk. | 0x1 | R/W |
| 0x524 | JTX_PLL_REV_ID_RS | [7:0] | JTX_PLL_REV_ID_RS | Read back bus, channel selected bwith cbus_ren_ser. | 0x0 | R |
| 0xB90 | POWER_DOWN_REG | 7 | EN_CAL_ANA | Enable Calibration Analog Blocks, Set to 0 for Power-down. | 0x0 | R/W |
|  |  | 6 | EN_CAL_CLK | Enable Calibration Clock and Digital Blocks, Set to 0 for Power-down. | $0 \times 0$ | R/W |
|  |  | 5 | EN_34 | Enable Additional Two Signal Channels for 3dB Noise Improvement. | 0x0 | R/W |
|  |  | [4:3] | PIN_PD_MODE | Power down mode. <br> 00: power down pin disabled. <br> 01: power down pin disables clock path only. 10: power down pin disables adc clock and vti bias. <br> 11: power down pin disables adc clock, vti bias and adc masterbias block. | 0x0 | R/W |
|  |  | 2 | EN_BIAS | Enable for Adc Bias Block, Set to 0 for Powerdown. | 0x0 | R/W |
|  |  | 1 | EN_ADCCLK | Enable Channel I Adc Clock, Set to 0 for Powerdown. | 0x0 | R/W |
|  |  | 0 | EN_VTI | Enable Channel I Analog Front End, Set to 0 for Power-down. | 0x0 | R/W |
| 0xB91 | ENABLE_CH7_0_REG | 7 | EN_ADC7 | Enable for Channel 7 Adc Clock. | 0x0 | R/W |
|  |  | 6 | EN_ADC6 | Enable for Channel 6 Adc Clock. | 0x0 | R/W |
|  |  | 5 | EN_ADC5 | Enable for Channel 5 Adc Clock. | 0x0 | R/W |
|  |  | 4 | EN_ADC4 | Enable for Channel 4 Adc Clock. | $0 \times 0$ | R/W |
|  |  | 3 | EN_ADC3 | Enable for Channel 3 Adc Clock. | 0x0 | R/W |
|  |  | 2 | EN_ADC2 | Enable for Channel 2 Adc Clock. | 0x0 | R/W |
|  |  | 1 | EN_ADC1 | Enable for Channel 1 Adc Clock. | 0x0 | R/W |
|  |  | 0 | EN_ADC0 | Enable for Channel 0 Adc Clock. | $0 \times 0$ | R/W |
| 0xB92 | ENABLE_CH15_8_REG | 7 | EN_ADC15 | Enable for Channel 15 Adc Clock. | 0x0 | R/W |
|  |  | 6 | EN_ADC14 | Enable for Channel 14 Adc Clock. | 0x0 | R/W |
|  |  | 5 | EN_ADC13 | Enable for Channel 13 Adc Clock. | 0x0 | R/W |
|  |  | 4 | EN_ADC12 | Enable for Channel 12 Adc Clock. | $0 \times 0$ | R/W |
|  |  | 3 | EN_ADC11 | Enable for Channel 11 Adc Clock. | 0x0 | R/W |
|  |  | 2 | EN_ADC10 | Enable for Channel 10 Adc Clock. | 0x0 | R/W |
|  |  | 1 | EN_ADC9 | Enable for Channel 9 Adc Clock. | 0x0 | R/W |
|  |  | 0 | EN_ADC8 | Enable for Channel 8 Adc Clock. | $0 \times 0$ | R/W |
| 0xB94 | VTI_GAIN_REG | [7:6] | RESERVED | Reserved | 0x0 | R |
|  |  | [5:0] | BGAIN | Bgain Adjustment. | 0x0 | R/W |
| 0xB95 | VTI_LPF_CAP_REG | [7:6] | RESERVED | Reserved | 0x0 | R |
|  |  | [5:0] | BCAP | Bcap Adjustment. | 0x0 | R/W |
| 0xB99 | DITHER_DAC CURRENT1_REG | [7:0] | BDITHDAC1 | Bdither DAC1. | 0x0 | R/W |
| 0xB9A | DITHER_DAC CURRENT2_REG | [7:0] | BDITHDAC2 | Bdither DAC2. | 0x0 | R/W |

## AD9083

| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xBA2 | VTI_SHIFT_CURRENT_ MSB_REG | 7 | SPARE_REG_12_7 | (vti_force_cm): $0=$ vti normal mode, $1=$ vti input common-mode is forced by input. | 0x0 | R/W |
|  |  | 6 | SPARE_REG_12_6 | (vti_high_imp): $0=$ vti normal mode, $1=$ vti input common-mode is high impedance. | $0 \times 0$ | R/W |
|  |  | [5:4] | RTERM | Termination Resistance. 00: Open. <br> 01: 200 Ohm. <br> 10: 100 Ohm. | $0 \times 0$ | R/W |
|  |  | [3:0] | RESERVED | Reserved. | 0x0 | R/W |
| 0xBB3 | CAL_EN | 7 | ENABLE_CLOCK | Clock Enable for the VCO ADC Digital. | $0 \times 0$ | R/W |
|  |  | [6:0] | RESERVED | Reserved. | 0x0 | R/W |
| 0xBBA | KGAIN_VALO | [7:0] | KGAIN_VAL[7:0] | floor(kgain) - (2^8)*Kgain1 - (2^16)*Kgain2 | 0x0 | R/W |
| 0xBBB | KGAIN_VAL1 | [7:0] | KGAIN_VAL[15:8] | floor(kgain/2^8) - (2^8)*Kgain2 | 0x0 | R/W |
| 0xBBC | KGAIN_VAL2 | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | [5:0] | KGAIN_VAL[21:16] | floor(kgain/2^16) | 0x0 | R/W |
| 0xBC3 | BCENTER_1 | [7:2] | BCENTER_OFFSET | Offset Value for Bcenter. | 0x0 | R/W |
|  |  | [1:0] | RESERVED[9:8] | Reserved. | 0x0 | R |
| 0xBC8 | DIVM_RC | [7:0] | DIVM_RC | Wait Time for C Measurement. Valid range is $125-$ 255 . This multiplied by the $\mathrm{fs} / 8$ clock period determines the time between falling edge of C_RESET to falling edge of C_CLK for C ramp. | 0x0 | R/W |

Temperature Diode Control Registers

| 0xC01 | TRM_TEMP_DIODE | [7:0] | TRM_TEMP_DIODE | 00: Default. <br> 11: Temp sensor: Enable sense $1 x$ and $20 x$ diode voltages. | 0x0 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xC04 | TOP_REF_MONITOR | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | [3:2] | SPI_SEL_MON_TEMP | 00: Default. <br> 01: Temp Sensor: measure $1 x$ diode (also set trm_temp_diode[7:0] = 3). <br> 10: Temp sensor: measure $20 x$ diode (also set trm_temp_diode[7:0] = 3). <br> 11: Temp sensor: measure GND. | 0x0 | R/W |
|  |  | [1:0] | RESERVED | Reserved. | 0x0 | R/W |
| On-Chip PLL Configuration Registers |  |  |  |  |  |  |
| 0xD02 | RESET_REG | [7:2] | RESERVED | Reserved. | 0x0 | R |
|  |  | 1 | D_CAL_RESET | Resets Vco Calibration. Rising edge starts VCO momcap calibration. | 0x0 | R/W |
|  |  | 0 | RESERVED | Reserved. | 0x0 | R/W |
| 0xD03 | INPUT_MISC_REG | [7:2] | RESERVED | Reserved. | 0x4 | R |
|  |  | [1:0] | D_REFIN_DIV | Programmable Predivider Value (1,2,3,4) (Also called / R in some documentation). <br> 00:/1. <br> 01:/2. <br> 10:/3. <br> 11:/4. | 0x0 | R/W |
| 0xD04 | CHARGEPUMP_REG_0 | [7:6] | RESERVED | Reserved. | 0x0 | R/W |
|  |  | [5:0] | D_CP_CURRENT | Charge Pump Current | 0x13 | R/W |
| 0xD09 | DIVIDER_REG | [7:6] | RESERVED | Reserved. | 0x0 | R/W |
|  |  | [5:0] | D_DIVIDE_CONTROL | Programmable Divide by N Value (2-50) | 0x6 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0xDOC | VCO_CAL_LOCK_REG | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | [5:4] | D_CONTROL_HS_FB_DIV | $\begin{aligned} & \text { Hs Feedback Divider (/P) } \\ & 00: / 5 . \\ & 01: / 7 . \\ & \text { 10:/8. } \\ & \text { 11:/11. } \\ & \hline \end{aligned}$ | 0x2 | R/W |
|  |  | [3:0] | RESERVED | Reserved. | 0x6 | R |
| 0xD21 | FILT_MAIN_0 | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | [5:0] | D_FILT_CBIG | the large capacitor in filter: . $5 \mathrm{pF}+9.5 \mathrm{pF} * \mathrm{~N}$ ( $0<\mathrm{N}<63$ ). | 0x20 | R/W |
| 0xD22 | FILT_MAIN_1 | [7:0] | D_FILT_R | the resistor control for filter: nonlinear. $\mathrm{R}=31 \mathrm{k}$ ohm $/\left(1+!<0>+2^{*}!<1>+4^{*}!<2>+8^{*}!<3>+16^{*}!<4>\right.$ $+32^{*}!<5>+64^{*}!<6>+128^{*}!<7>$, or Resistor_code = 256-31k/R ( $123<R<31 k$ ). | 0xFA | R/W |
| 0xD23 | FILT_MAIN_2 | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | [5:0] | D_FILT_CSMALL | the small capacitor in filter. .83pF+.87pF*M ( $0<\mathrm{M}<63$ ). | 0x22 | R/W |
| 0xD40 | CLOCK_PD | [7:4] | RESERVED | Reserved. | 0x0 | R |
|  |  | 3 | SPI_PLL_BYP | Bypass On-chip PLL. | 0x0 | R/W |
|  |  | [2:0] | RESERVED | Reserved. | 0x0 | R/W |
| 0xD41 | $\begin{aligned} & \text { CLOCK_DIVIDER_CNTR } \\ & \text { L } \end{aligned}$ | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | [4:3] | SPI_CNTRL_HS_DIV | Select Divider for Vco Outputs. <br> 00: /6. <br> 01:/8. <br> 10:/10. <br> 11: Not supported. | 0x0 | R/W |
|  |  | [2:0] | RESERVED | Reserved. | 0x7 | R/W |
| 0xD44 | Clock_PLL_READY_ CNTRL | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | SPI_OUTOFLOCK_RST | Reset F/F for Slow Lock Coming Out of Lock. | 0x0 | R/W |
|  |  | 3 | SPI_LOCK_VALID_RST | Reset F/F for Slow Lock Valid Signal. | 0x0 | R/W |
|  |  | 2 | PLL_OUTOFLOCK | 1: Lock Slow Transitioned Low (PLL Out of Lock); Once the PLL is in lock, if the PLL goes out of lock (output "pll_lock_slow" transitions low), pll_outoflock will transition high and stay high until spi_outoflock_rst is set high then low. | 0x0 | R |
|  |  | 1 | PLL_LOCK_VALID | 1: Lock Slow Transitioned High (PLL in Lock); Once the PLL achieves lock (output "pll_lock_slow" transitions high), pll_lock_valid will transition high and stay high until spi_lock_valid_rst is set high then low. | 0x0 | R |
|  |  | 0 | RESERVED | Reserved. | 0x0 | R |
| 0xD4A | JTX_PLL_REFCLK_DIV | [7:6] | RESERVED | Reserved. | 0x0 | R |
|  |  | [5:0] | SPI_DIV_JTX_PLL | Adjust Divider for Refclk to JTX_PLL. 00000: NC. 00001: NC. 00010: /2. 00011: 3 . 00100: $/ 4$. 00101: $/ 5$. $00110: / 6$. $00111: / 7$. $01000: / 8$. $01001: / 9$. | 0x2 | R/W |


| Addr. | Name | Bits | Bit Name | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 01010:/10. <br> 01011:/11. <br> 01100:/12. <br> 01101:/13. <br> 01110:/14. <br> 01111:/15. <br> 10000:/16. <br> 10001:/1. <br> 10010:/18. <br> 10011:/19. <br> 10100:/20. <br> 10101:/21. <br> 10110:/22. <br> 10111:/23. <br> 11000:/24. <br> 11001:/25. <br> 11010:/26. <br> 11011:/27. <br> 11100:/28. <br> 11101:/29. <br> 11110:/30. <br> 11111:/31. |  |  |
| 0xD4D | SYSREF_IGNORE | 7 | RESERVED | Reserved. | 0x0 | R |
|  |  | 6 | SPI_SYSREF_IGNORE_START | Start ignoring sysrefs. This bit will self clear once count expires. The first posedge of sysref after the start is passed through, thereafter they are masked until ignore count expires. The bit will self-clear once masking is over. | 0x0 | R/W |
|  |  | 5 | SPI_SYSREF_IGNORE_ENABLE | Master enable for sysref_ignore block. This also acts as a clock gating signal for the FFs in the block. | 0x0 | R/W |
|  |  | [4:1] | SPI_SYSREF_IGNORE_COUNT | Number of sysrefs to ignore. Value to be programmed is $\mathrm{N}-1$, e.g. 0 will ignore 1 sysref, 0xF will ignore 16 sysrefs. | 0x0 | R/W |
|  |  | 0 | SPI_SYSREF_DISABLE | Master disable for sysref, asynchronous - can affect duty cycle of sysref edge closest to bit transition. | 0x0 | R/W |
| G/H Sync Mode Control Registers |  |  |  |  |  |  |
| 0xE20 | TRIGGER_DELAY_VAL_0 | [7:0] | TRIGGER_DELAY | Delay in Trigger Pulse in terms of cic_clk cycles. This delay is a common delay for all path. | 0x0 | R/W |
| 0xE21 | TRIGGER_DELAY_VAL_1 | [7:0] | I_TRIGGER_DELAY | Hardware computed value of Delay in Trigger Pulse in terms of cic_clk cycles. This delay is a common delay for all path. | 0x0 | R |
| 0xE24 | G_H_SYNC_MODE_VAL | [7:5] | RESERVED | Reserved. | 0x0 | R |
|  |  | 4 | TRIG_NCO_RESET_EN | Enable/Disable for NCO Reset Based on G/H Trig. 1-Enables periodic reset of NCO based on G/H Trig. Upon the arrival of G/H Trig NCO resets are periodically generated at the period of " H ". 0-Disables NCO reset based on G/H Trig. | 0x0 | R/W |
|  |  | 3 | RESERVED | Reserved. | 0x0 | R |
|  |  | 2 | DELAY_AUTO_INCR | Auto Increment Trigger Delay after each trigger out for calibration purpose. | 0x0 | R/W |

AD9083

| Addr. | Name |  | Bits | Bit Name | Description | Reset |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | Access

## APPLICATIONS INFORMATION

## EVALUATION BOARD INFORMATION

For information regarding the AD9083 evaluation board, visit https://wiki.analog.com/resources/eval/ad9083.

## POWER DELIVERY NETWORK

The power supplies needed to power the AD9083 are shown in Table 31.

Table 31. Typical Power Supplies for AD9083

| Domain | Voltage (V) | Tolerance (\%) |
| :--- | :--- | :--- |
| AVDD | 1.0 | $\pm 5$ |
| AVDD1P8 | 1.8 | $\pm 5$ |
| DVDD | 1.0 | $\pm 5$ |
| DVDD1P8 | 1.8 | $\pm 5$ |

The evaluation board uses the power delivery network shown in Figure 93. Ferrite beads are used to isolate each of the supply domains. The ferrite beads are sized to limit the IR drop across it such that the $\pm 5 \%$ regulation specification can still be maintained. The DVDD supply does not use a ferrite due to its high current draw.

The AD9083 can be driven directly from the dc-to-dc converter. Note that this approach has risks in that more power supply noise could be injected into the power supply domains of the ADC. To minimize noise, follow the layout guidelines of the dc-to-dc converter.


Figure 93. Simplified Power Solution for the AD9083
The user can employ several different decoupling capacitors to cover both high and low frequencies. These capacitors must be located close to the point of entry at the PCB level and close to the devices, with minimal trace lengths.

## LAYOUT GUIDELINES

The ADC evaluation board can be used as a guide to follow good layout practices. The evaluation board layout is done in such a way as to

- Minimize coupling between the analog inputs.
- Minimize clock coupling to the analog inputs.
- Provide enough power and ground planes for the various supply domains while reducing cross coupling.
- Provide adequate thermal relief to the ADC.

Figure 94 shows the overall layout scheme used for the AD9083 evaluation board.


Figure 94. AD9083EBZ Layout Showing AVDD Plane (Layer 3)


Figure 95. AD9083EBZ Layout Showing AVDD1P8 Plane (Layer 4)


Figure 96. AD9083EBZ Layout Showing DVDD and DVDD1P8 Planes (Layer 6)

## OUTLINE DIMENSIONS



Figure 97. 100-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-100-8)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range $^{\mathbf{2}}$ | Package Description $_{\text {Package Option }}$ |  |
| :--- | :--- | :--- | :--- |
| AD9083BBCZ | $-40^{\circ} \mathrm{C}$ to $+115^{\circ} \mathrm{C}$ | 100 -Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-100-8 |
| AD9083BBCZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+115^{\circ} \mathrm{C}$ | $100-$ Ball Chip Scale Package Ball Grid Array [CSP_BGA] | BC-100-8 |
| AD9083EBZ |  | Evaluation board for AD9083 |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part
${ }^{2}$ Specified $\mathrm{T}_{\jmath}$ start-up at $\mathrm{T}_{\jmath}=40^{\circ} \mathrm{C}$ is guaranteed.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
EVAL-AD5063EBZ EVAL-AD5422LFEBZ EVAL-AD7265EDZ EVAL-AD7641EDZ EVAL-AD7674EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9114-DPG2-EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9255-125EBZ AD9284250EBZ AD9613-170EBZ AD9627-125EBZ AD9629-20EBZ AD9709-EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9787-DPG2-EBZ AD9993-EBZ DAC8555EVM ADS5482EVM ADS8372EVM EVAL-AD5061EBZ EVAL-AD5062EBZ EVAL-AD5443-DBRDZ EVALAD5570SDZ EVAL-AD7450ASDZ EVAL-AD7677EDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9148-M5375EBZ AD9204-80EBZ AD9233-125EBZ AD9265-105EBZ AD9265-80EBZ AD9608-125EBZ AD9629-80EBZ AD9648-125EBZ AD964920EBZ AD9650-80EBZ AD9765-EBZ AD9767-EBZ AD9778A-DPG2-EBZ ADS8322EVM LM96080EB/NOPB EVAL-AD5445SDZ


[^0]:    ${ }^{1}$ See AN-835 for definitions and for details on how these tests were completed.
    ${ }^{2}$ The gain flatness may vary depending on the digital filter selection in the datapath.
    ${ }^{3}$ Crosstalk is measured at 30.3 MHz with a -2.0 dBFS analog input on one channel, and no input on the adjacent channel.
    ${ }^{4}$ Full power bandwidth of $\mathrm{f}_{\mathrm{s}} / 16$ is achieved only when CIC decimation $=4$ is used.

[^1]:    ${ }^{1} \mathrm{~V}_{\text {MAx }}$ is the programmable maximum ADC input voltage range.
    ${ }^{2}$ The $\mathrm{T}_{\text {, range }}-40^{\circ} \mathrm{C}$ to $+115^{\circ} \mathrm{C}$ translates to an $\mathrm{T}_{\mathrm{A}}$-range of $-65^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{3} 16$-channel 125 MSPS real output mode.

[^2]:    ${ }^{1} \mathrm{~V}_{\text {MAX }}$ is the programmable maximum ADC input voltage range.
    ${ }^{2}$ The $\mathrm{T}_{\text {j }}$ range of $-40^{\circ} \mathrm{C}$ to $+115^{\circ} \mathrm{C}$ translates to an $\mathrm{T}_{\mathrm{A}}$ range of $-65^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{3} 16$-channel 125 MSPS real output mode.
    ${ }^{4}$ Input clock to the on-chip PLL (Pin K3 and Pin J3).
    ${ }^{5}$ ADC sample clock of the converter core.
    ${ }^{6}$ Baud rate $=1 /$ UI. A subset of this range can be supported.
    ${ }^{7}$ Lock times may vary depending on the JESD204B link setup.
    ${ }^{8}$ Default $\mathrm{L}=4$. This number can be changed based on the sample rate and decimation ratio.

[^3]:    ${ }^{1}$ RD means running disparity.

