## AD9283

## FEATURES

8-Bit, 50, 80, and 100 MSPS ADC
Low Power: 90 mW at 100 MSPS
On-Chip Reference and Track/Hold
475 MHz Analog Bandwidth
SNR = 46.5 dB @ 41 MHz at 100 MSPS
1 V p-p Analog Input Range
Single 3.0 V Supply Operation (2.7 V-3.6 V)
Power-Down Mode: 4.2 mW
APPLICATIONS
Battery Powered Instruments
Hand-Held Scopemeters
Low Cost Digital Oscilloscopes

## GENERAL DESCRIPTION

The AD9283 is an 8-bit monolithic sampling analog-to-digital converter with an on-chip track-and-hold circuit and is optimized for low cost, low power, small size and ease of use. The product operates at a 100 MSPS conversion rate, with outstanding dynamic performance over its full operating range.
The ADC requires only a single $3.0 \mathrm{~V}(2.7 \mathrm{~V}$ to 3.6 V ) power supply and an encode clock for full performance operation. No external reference or driver components are required for many applications. The digital outputs are TTL/CMOS compatible and a separate output power supply pin supports interfacing with 3.3 V or 2.5 V logic.

## REV. C

[^0]FUNCTIONAL BLOCK DIAGRAM


The encoder input is TTL/CMOS compatible. A power-down function may be exercised to bring total consumption to 4.2 mW . In power-down mode, the digital outputs are driven to a high impedance state.
Fabricated on an advanced CMOS process, the AD9283 is available in a 20 -lead surface mount plastic package (SSOP) specified over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.




## NOTES

${ }^{1}$ Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.25 V external reference).
${ }^{2} \mathrm{t}_{\mathrm{V}}$ and $\mathrm{t}_{\mathrm{PD}}$ are measured from the 1.5 V level of the ENCODE input to the $50 \% / 50 \%$ levels of the digital outputs swing. The digital output load during test is not to exceed an ac load of 10 pF or a dc current of $\pm 40 \mu \mathrm{~A}$.
${ }^{3}$ Power dissipation measured with encode at rated speed and a dc analog input.
${ }^{4}$ Typical thermal impedance for the RS style (SSOP) 20 -lead package: $\theta_{\mathrm{JC}}=46^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{CA}}=80^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JA}}=126^{\circ} \mathrm{C} / \mathrm{W}$.
${ }^{5} \mathrm{SNR} /$ harmonics based on an analog input voltage of -0.7 dBFS referenced to a 1.024 V full-scale input range.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*
V ${ }_{\text {D }}$, $\mathrm{V}_{\text {DD }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 V
Analog Inputs . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{D}}+0.5 \mathrm{~V}$
Digital Inputs . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
VREF IN . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{D}}+0.5 \mathrm{~V}$
Digital Output Current . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Operating Temperature . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Junction Temperature ................... $150^{\circ} \mathrm{C}$
Maximum Case Temperature . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## ORDERING GUIDE

| Model | Temperature <br> Ranges | Package <br> Descriptions | Package <br> Options |
| :--- | :--- | :--- | :--- |
| AD9283BRS |  |  | RS-20 |
| $-50,-80,-100$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead SSOP <br> AD9283/PCB <br> $25^{\circ} \mathrm{C}$ | Evaluation Board |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9283 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD9283

## EXPLANATION OF TEST LEVELS

## Test Level

I $100 \%$ production tested.
II $100 \%$ production tested at $25^{\circ} \mathrm{C}$ and sample tested at specified temperatures.
III Sample tested only.
IV Parameter is guaranteed by design and characterization testing.
V Parameter is a typical value only.
VI $100 \%$ production tested at $25^{\circ} \mathrm{C}$; guaranteed by design and characterization testing for industrial temperature range; $100 \%$ production tested at temperature extremes for military devices.

Table I. Output Coding (VREF = 1.25 V)

| Step | $\mathrm{A}_{\text {IN }}-\overline{\mathbf{A}_{\text {IN }}}$ | Digital Output |
| :---: | :---: | :---: |
| 255 | 0.512 | 11111111 |
| - | - | - |
| - | - | - |
| 128 | 0.002 | 10000000 |
| 127 | -0.002 | 01111111 |
| - | - | - |
| - | - | - |
| 0 | -0.512 | 00000000 |

## PIN CONFIGURATION

| PWrdwn 1 | - | 20 DO (LSB) |
| :---: | :---: | :---: |
| Vrefout 2 |  | 19 D 1 |
| Vrefin 3 |  | 18 D 2 |
| GND 4 |  | 17 D 3 |
| $\mathrm{v}_{\mathrm{D}} 5$ | AD9283 | ${ }^{16} \mathrm{GND}$ |
| $\overline{A_{\text {IN }}} 6$ | (NOP VIEW | ${ }^{15} \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{A}_{\text {IN }} 7$ |  | 14 D 4 |
| $\mathrm{V}_{\mathrm{D}} 8$ |  | ${ }^{13} \mathrm{D} 5$ |
| GND 9 |  | 12) D6 |
| encode 10 |  | $11 \mathrm{D7}$ (MSB) |

## PIN FUNCTION DESCRIPTIONS

| Pin Number | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | PWRDWN | Power-Down Function Select; Logic HIGH for Power-Down Mode (Digital Outputs Go to High Impedance State) |
| 2 | VREF OUT | Internal Reference Output (1.25 V typ); Bypass with $0.1 \mu \mathrm{~F}$ to Ground |
| 3 | VREF IN | Reference Input for ADC (1.25 V typ) |
| 4, 9, 16 | GND | Ground |
| 5, 8 | $\mathrm{V}_{\mathrm{D}}$ | Analog 3 V Power Supply |
| 6 | $\overline{\mathrm{A}_{\text {IN }}}$ | Analog Input for ADC (Can Be Left Open if Operating in Single-Ended Mode, but Recommend Connection to a $0.1 \mu \mathrm{~F}$ Capacitor and a $25 \Omega$ Resistor in Series to Ground for Better Input Matching) |
| 7 | $\mathrm{A}_{\text {IN }}$ | Analog Input for ADC |
| 10 | ENCODE | Encode Clock for ADC (ADC Samples on Rising Edge of ENCODE) |
| 11-14, 17-20 | D7-D4, D3-D0 | Digital Outputs of ADC |
| 15 | $\mathrm{V}_{\mathrm{DD}}$ | Digital output power supply. Nominally 2.5 V to 3.6 V |



Figure 1. Timing Diagram


Figure 2. Equivalent Analog Input Circuit


Figure 3. Equivalent Reference Input Circuit


Figure 4. Equivalent Encode Input Circuit

## AD9283- Typical Performance Characteristics



TPC 1. Spectrum: $f_{S}=100 \mathrm{MSPS}, f_{I N}=10.3 \mathrm{MHz}$


TPC 2. Spectrum: $f_{S}=100 \mathrm{MSPS}, f_{I N}=40 \mathrm{MHz}$


TPC 3. Spectrum: $f_{S}=100 \mathrm{MSPS}, f_{I N}=76 \mathrm{MHz}$


TPC 4. Harmonic Distortion vs. $A_{I N}$ Frequency


TPC 5. Two-Tone Intermodulation Distortion


TPC 6. SINAD/SNR vs. $A_{I N}$ Frequency


TPC 7. SINAD/SNR vs. Encode Rate


TPC 8. SINAD/SNR vs. Encode Pulsewidth High


TPC 9. ADC Frequency Response: $f_{s}=100 \mathrm{MSPS}$


TPC 10. Analog Power Dissipation vs. Encode Rate


TPC 11. SINAD/SNR vs. Temperature


TPC 12. Differential Nonlinearity


## TPC 13. Integral Nonlinearity

## APPLICATIONS

## Theory of Operation

The analog signal is applied differentially or single-endedly to the inputs of the AD9283. The signal is buffered and fed forward to an on-chip sample-and-hold circuit. The ADC core architecture is a bit-per-stage pipeline type converter utilizing switch capacitor techniques. The bit-per-stage blocks determine the 5 MSBs and drive a FLASH converter to encode the 3 LSBs. Each of the 5 MSB stages provides sufficient overlap and error correction to allow optimization of performance with respect to comparator accuracy. The output staging block aligns the data, carries out the error correction and feeds the data to the eight output buffers. The AD9283 includes an on-chip reference (nominally 1.25 V ) and generates all clocking signals from one externally applied encode command. This makes the ADC easy to interface with and requires very few external components for operation.

## ENCODE Input

The ENCODE input is fully TTL/CMOS compatible with a nominal threshold of 1.5 V . Care was taken on the chip to match clock line delays and maintain sharp clock logic transitions. Any high speed A/D converter is extremely sensitive to the quality of the sampling clock provided by the user. This ADC uses an on-chip sample-and-hold circuit which is essentially a mixer. Any timing jitter on the ENCODE will be combined with the desired signal and degrade the high frequency performance of the ADC. The user is advised to give commensurate thought to the clock source.

## Analog Input

The analog input to the ADC is fully differential and both inputs are internally biased. This allows the most flexible use of ac or dc and differential or single-ended input modes. For peak performance the inputs are biased at $0.3 \times \mathrm{V}_{\mathrm{D}}$. See the specification table for allowable common-mode range when dc coupling the input. The inputs are also buffered to reduce the load the user needs to drive. For best dynamic performance, the impedances at $\mathrm{A}_{\text {IN }}$ and $\overline{A_{I N}}$ should be matched. The importance of this increases with sampling rate and analog input frequency. The nominal input range is 1.024 V p-p.

## Digital Outputs

The digital outputs are TTL/CMOS compatible. The output buffers are powered from a separate supply, allowing adjustment of the output voltage swing to ease interfacing with 2.5 V or 3.3 V logic. The AD9283 goes into a low power state within two clock cycles following the assertion of the PWRDWN input. PWRDWN is asserted with a logic high. During power-down the outputs transition to a high impedance state. The time it takes to achieve optimal performance after disabling the powerdown mode is approximately 15 clock cycles. Care should be taken when loading the digital outputs of any high speed ADC. Large output loads create current transients on the chip that can degrade the converter's performance.

## Voltage Reference

A stable and accurate 1.25 V voltage reference is built into the AD9283 (VREF OUT). In normal operation, the internal reference is used by strapping Pins 2 and 3 of the AD9283 together. The input range can be adjusted by varying the reference voltage applied to the AD9283. No degradation in performance occurs when the reference is adjusted $\pm 5 \%$. The full-scale range of the ADC tracks reference voltage changes linearly. Whether used or not, the internal reference (Pin 2) should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to ground.

## Timing

The AD9283 provides latched data outputs with four pipeline delays. Data outputs are available one propagation delay ( $\mathrm{t}_{\mathrm{PD}}$ ) after the rising edge of the encode command (Figure 1. Timing Diagram). The minimum guaranteed conversion rate to the ADC is 1 MSPS. The dynamic performance of the converter will degrade at encode rates below this sample rate.

## Evaluation Board

The AD9283 evaluation board offers an easy way to test the AD9283. It only requires a 3 V supply, an analog input and encode clock to test the AD9283. The board is shipped with the 100 MSPS grade ADC.
The analog input to the board accepts a 1 V p-p signal centered at ground. J1 should be used (Jump E3-E4, E18-E19) to drive the ADC through Transformer T1. J2 should be used for singleended input drive (Jump E19-E21).
Both J1 and J2 are terminated to $50 \Omega$ on the PCB. Each analog path is ac-coupled to an on-chip resistor divider which provides the required dc bias.
A (TTL/CMOS Level) sample clock is applied to connector J 3 which is terminated through $50 \Omega$ on the PCB. This clock is buffered by U5 which also provides the clocks for the 574 latches, DAC, and the off-card latch clock CLKCON. (Timing can be modified at E17.)
There is a reconstruction DAC (AD9760) on the PCB. The DAC is on the board to assist in debug only-the outputs should not be used to measure performance of the ADC.


Figure 7. Printed Circuit Board Top Side Silkscreen


Figure 8. Printed Circuit Board Bottom Side Silkscreen


Figure 9. Printed Circuit Board Top Side Copper


Figure 10. Printed Circuit Board "Split" Power Layer


Figure 11. Printed Circuit Board Ground Layer


Figure 12. Printed Circuit Board Bottom Side Copper

EVALUATION BOARD BILL OF MATERIALS - GS01717

| \# | Qty | REFDES | Device | Package | Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 15 | C1, C4-C17 | Ceramic Cap | 0603 | $0.1 \mu \mathrm{~F}$ |
| 2 | 4 | C18-C21 | Tantalum Cap | BCAPTAJD | $10 \mu \mathrm{~F}$ |
| 3 | 24 | E1-E6, E8-E10, E12-E19, E21, E34-E39 | W-HOLE |  |  |
| 4 | 4 | J1, J2, J3, J5 | Connector | SMB |  |
| 5 | 1 | P1 | 5-Pin Connector |  | Wieland Connector <br> (P/N \#25.602.2553.0 Top <br> P/N \#Z5.530.0525.0 Bottom) |
| 6 | 1 | P2 | 37-Pin Connector |  | AMP-747462-2 |
| 7 | 5 | R4, R9, R10, R21, R22 | Resistor | 1206 | $50 \Omega$ |
| 8 | 1 | R7 | Resistor | 1206 | $25 \Omega$ |
| 9 | 1 | R23 | Resistor | 1206 | $2 \mathrm{k} \Omega$ |
| 10 | 1 | T1 | Transformer |  | Mini-Circuits T1-1T-KK81 |
| 11 | 1 | U1 | AD9283 | SSOP-20 |  |
| 12 | 1 | U3 | AD9760 | SOIC-28 |  |
| 13 | 1 | U4 | 74ACQ574 | SOIC-20 |  |
| 14 | 1 | U5 | SN74LVC86 | SO14 |  |



Figure 13. Printed Circuit Board Schematic


## Revision History

Location ..... PageData Sheet changed from REV. B to REV. C.
Edits to ABSOLUTE MAXIMUM RATINGS ..... 3

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP33141-10T-E/MS MCP33141D-05T-E/MS MCP33151D-05T-E/MS MCP3202T-CI/MS MCP33141-05T-E/MS MCP33141D-10T-E/MS MCP33151-05T-E/MS MCP33151-10T-E/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN LTC1605IG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW MCP3422A0E/MS MCP3426A2-E/MC MCP3426A3-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3423-E/UN MCP3422A0-E/MC AD9220AR MAX11123ATI+ MAX11212AEUB+ MAX11135ATI+ TLV1570CDW TLC3574IDWR TLC0838CDWR AD7714ARZ-5REEL AD7914BRUZ-REEL7


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

