FEATURES
18 MSPS Correlated Double Sampler (CDS) 6 dB to $\mathbf{4 0} \mathrm{dB}$ 10-Bit Variable Gain Amplifier (VGA)
Low Noise Clamp Circuits
Preblanking Function
10-Bit 18 MSPS A/D Converter
3-Wire Serial Digital Interface
3 V Single Supply Operation
Low Power CMOS
48-Lead LQFP Package

## APPLICATIONS

PC Cameras
Digital Still Cameras

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT DESCRIPTION

The AD9804 is a complete analog signal processor for CCD applications. It features an 18 MHz single-channel architecture designed to sample and condition the outputs of interlaced and progressive scan area CCD arrays. The AD9804's signal chain consists of an input clamp, correlated double sampler (CDS), digitally controlled VGA, black level clamp, and a 10 -bit A/D converter. The internal VGA gain register is programmed through a 3-wire serial digital interface.

AD9804-SPECIFICATIONS

$\left.\begin{array}{l|lll|l}\hline \text { Parameter } & \text { Min } & \text { Typ } & \text { Max } & \text { Unit } \\ \hline \begin{array}{l}\text { TEMPERATURE RANGE } \\ \text { Operating } \\ \text { Storage }\end{array} & & & & \\ \hline \text { POWER SUPPLY VOLTAGE } & -20 & & +85 & { }^{\circ} \mathrm{C} \\ \text { Analog, Digital, Digital Driver }\end{array}\right)$

Specifications subject to change without notice.

## DIGITAL SPECIFICATIONS (ORVOD $=2.7 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$.)

| Parameter | Symbol | Min | Typ | Max |
| :--- | :--- | :--- | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.1 |  |  |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | 10 | V |
| High Level Input Current | $\mathrm{I}_{\mathrm{IH}}$ |  | 10 | V |
| Low Level Input Current | $\mathrm{I}_{\mathrm{IL}}$ |  | 10 | $\mu \mathrm{~A}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  |  | $\mu \mathrm{A}$ |
| LOGIC OUTPUTS |  |  |  | pF |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.1 |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ |  | 50 | V |
| High Level Output Current | $\mathrm{I}_{\mathrm{OH}}$ |  | 50 | V |
| Low Level Output Current | $\mathrm{I}_{\mathrm{OL}}$ |  |  | $\mu \mathrm{A}$ |

[^0]
## TIMING SPECIFICATIONS ( $\mathrm{c}_{l}=20 \mathrm{pf}, \mathrm{f}_{\text {cuk }}=18$ MHz, timings shown in Figures 1 and 2 .)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAMPLE CLOCKS |  |  |  |  |  |
| DATACLK, SHP, SHD Clock Period | $\mathrm{t}_{\text {CONV }}$ |  | 55.6 |  | ns |
| DATACLK Hi/Low Pulsewidth | $\mathrm{t}_{\mathrm{ADC}}$ | 20 | 27.7 |  | ns |
| SHP Pulsewidth | $\mathrm{t}_{\text {SHP }}$ | 10 | 14 |  | ns |
| SHD Pulsewidth | $\mathrm{t}_{\text {SHD }}$ | 10 | 14 |  | ns |
| CLPDM Pulsewidth | $\mathrm{t}_{\text {CDM }}$ | 4 | 10 |  | Pixels |
| CLPOB Pulsewidth ${ }^{1}$ | $\mathrm{t}_{\mathrm{COB}}$ | 2 | 10 |  | Pixels |
| SHP Rising Edge to SHD Falling Edge | $\mathrm{t}_{\text {s1 }}$ | 20 | 27 |  | ns |
| SHP Rising Edge to SHD Rising Edge | $\mathrm{t}_{\text {S } 2}$ | 20 | 27 |  | ns |
| Internal Clock Delay | $\mathrm{t}_{\text {ID }}$ |  | 3.0 |  | ns |
| Inhibited Clock Period | $\mathrm{t}_{\text {INH }}$ | 10 |  |  | ns |
| DATA OUTPUTS |  |  |  |  |  |
| Output Delay | $\mathrm{t}_{\mathrm{OD}}$ |  | 14.5 |  | ns |
| Output Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 6.0 | 7.6 |  |  |
| Pipeline Delay |  |  |  |  | Cycles |
| SERIAL INTERFACE |  |  |  |  |  |
| Maximum SCK Frequency | $\mathrm{f}_{\text {SCLK }}$ | 10 |  |  | MHz |
| SL to SCK Setup Time | $\mathrm{t}_{\mathrm{LS}}$ |  |  |  |  |
| SCK to SL Hold Time | $\mathrm{t}_{\mathrm{LH}}$ | 10 |  |  | ns |
| SDATA Valid to SCK Rising Edge Setup | $\mathrm{t}_{\mathrm{DS}}$ |  |  |  | ns |
| SCK Falling Edge to SDATA Valid Hold | $\mathrm{t}_{\mathrm{DH}}$ |  |  |  | ns |
| SCK Falling Edge to SDATA Valid Read | $\mathrm{t}_{\mathrm{DV}}$ | 10 |  |  | ns |

NOTES
${ }^{1}$ Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.
Specifications subject to change without notice

## ABSOLUTE MAXIMUM RATINGS

| Parameter | With Respect To | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| AVDD | AVSS | -0.3 | +3.9 | V |
| DVDD | DVSS | -0.3 | +3.9 | V |
| DRVDD | DRVSS | -0.3 | +3.9 | V |
| Digital Outputs | DRVSS | -0.3 | DRVDD +0.3 | V |
| SHP, SHD, DATACLK | DVSS | -0.3 | DVDD +0.3 | V |
| CLPOB, CLPDM, PBLK | DVSS | -0.3 | DVDD + 0.3 | V |
| SCK, SL, SDATA | DVSS | -0.3 | DVDD + 0.3 | V |
| VRT, VRB, CMLEVEL | AVSS | -0.3 | AVDD + 0.3 | V |
| BYP1-4, CCDIN | AVSS | -0.3 | AVDD + 0.3 | V |
| Junction Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature $(10 \mathrm{sec})$ |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD9804JST | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Thin Plastic <br> Quad Flatpack <br> (LQFP) | ST-48 |

## THERMAL CHARACTERISTICS

## Thermal Resistance

48-Lead LQFP Package
$\theta_{\mathrm{JA}}=92^{\circ} \mathrm{C} / \mathrm{W}$

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9804 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

| Pin No. | Mnemonic | Type | Description |
| :--- | :--- | :--- | :--- |
| $1,2,18,24,31$ | NC | NC | Internally Not Connected |
| $34,36,45$ |  |  |  |
| $3-12$ | D0-D9 | DO | Digital Data Outputs |
| 13 | DRVDD | P | Digital Output Driver Supply |
| 14 | DRVSS | P | Digital Output Driver Ground |
| $15,41,42,44$ | DVSS | P | Digital Ground |
| 16 | DATACLK | DI | Digital Data Output Latch Clock |
| 17,40 | DVDD | P | Digital Supply |
| 19 | PBLK | DI | Preblanking Clock Input |
| 20 | CLPOB | DI | Black Level Clamp Clock Input |
| 21 | SHP | DI | CDS Sampling Clock for CCD's Reference Level |
| 22 | SHD | DI | CDS Sampling Clock for CCD's Data Level |
| 23 | CLPDM | DI | Input Clamp Clock Input |
| $25,26,35$ | AVSS | P | Analog Ground |
| 27,33 | AVDD | P | Analog Supply |
| 28 | BYP1 | AO | Internal Bias Level Decoupling |
| 29 | BYP2 | AO | Internal Bias Level Decoupling |
| 30 | CCDIN | AI | Analog Input for CCD Signal |
| 32 | BYP4 | AO | Internal Bias Level Decoupling |
| 37 | CML | AO | Internal Bias Level Decoupling |
| 38 | VRT | AO | A/D Converter Top Reference Voltage Decoupling |
| 39 | VRB | AO | A/D Converter Bottom Reference Voltage Decoupling |
| 43 | RSTB | DI | Chip Reset Control. Active Low |
| 46 | SL | DI | Serial Digital Interface Load Pulse. |
| 47 | SDATA | DI | Serial Digital Interface Data |
| 48 | SCK | DI | Serial Digital Interface Clock |

TYPE: AI $=$ Analog Input, $\mathrm{AO}=$ Analog Output, $\mathrm{DI}=$ Digital Input, $\mathrm{DO}=$ Digital Output, $\mathrm{P}=$ Power.

## TIMING DIAGRAMS



Figure 1. Pixel Rate Timing


NOTES:

1. CLPOB AND CLPDM WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING CLPDM AND/OR CLPOB. 1. CLPOB AND CLPDM WILL OV

DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS 9 DATACLK CYCLES.
Figure 2. Typical Line Clamp Timing

PROGRAMMING THE SERIAL INTERFACE
Table I. VGA Gain Register Contents (Default Value x096)

| MSB <br> D9 | D8 | D7 | D6 | D5 | $\mathbf{D} 4$ | $\mathbf{D 3}$ | $\mathbf{D 2}$ | $\mathbf{D 1}$ | LSB <br> D0 | Gain (dB) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 6.0 |
|  |  |  |  |  | $\cdot$ |  |  |  |  |  |
| 1 |  |  |  |  | $\cdot$ |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 39.965 |



Figure 3. Serial Write Operation


Figure 4. Serial Readback Operation

## VARIABLE GAIN AMPLIFIER (VGA) OPERATION DETAILS

The VGA stage provides a gain range of 6 dB to 40 dB , programmable with 10 -bit resolution through the serial digital interface. The minimum gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V . When compared to 1 V full-scale systems (such as ADI's AD9803), the equivalent gain range is 0 dB to 34 dB .
The VGA gain curve is divided into two separate regions. When the VGA Gain Register code is between 0 and 511, the curve follows a $(1+x) /(1-x)$ shape, which is similar to a "linear-indB" characteristic. From code 512 to code 1023, the curve follows a "linear-in-dB" shape. The exact VGA gain can be calculated for any Gain Register value by using the following two equations:

## Code Range Gain Equation (dB)

$\begin{array}{ll}0-511 & \text { Gain }=20 \log _{10}([658+\text { code }] /[658-\text { code }])+3.6 \\ 512-1023 & \text { Gain }=(0.0354)(\text { code })+3.6\end{array}$
As shown in the Analog Specifications, only the VGA gain range from 2 dB to 36 dB has been specified. This corresponds to a VGA gain code range of 95 to 1023 .


Figure 5. VGA Gain Curve

## APPLICATIONS INFORMATION

The AD9804 is a complete Analog Front-End (AFE) product for PC camera, digital still camera, and camcorder applications. As shown in Figure 6, the CCD image (pixel) data is buffered and sent to the AD9804 analog input through a series input
capacitor. The AD9804 performs the dc restoration, CDS, gain adjustment, black level correction, and analog-to-digital conversion. The AD9804's digital output data is then processed by the image processing ASIC. The internal registers of the AD9804 used to control gain, offset level, and other functions are programmed by the ASIC or microprocessor through a 3-wire serial digital interface. A system timing generator provides the clock signals for both the CCD and the AFE.

## Generating the Reset (RSTB) Signal

After power-on, the AD9804 must be reset using Pin 43 (RSTB). The reset pulse must be an active low signal, which goes low for at least 100 ns after the power supplies have settled. After the RSTB signal returns high, the AD9804 is internally reset to the default VGA gain register value. If a system reset pulse is not available, a simple RC network may be used, as shown in Figure 7. The time constant of this network should be comparable to the power-on time of the AD9804's power supplies. For example, if the power supplies have a power-on time of 10 ms , the RC network should have a time constant of 10 ms , giving $\mathrm{R}=10 \mathrm{k} \Omega$ and $\mathrm{C}=1.0 \mu \mathrm{~F}$.
Serial writes to the AD9804 internal registers must not be performed until $20 \mu \mathrm{~s}$ after the reset pulse has occurred. This allows enough time for internal calibration routines to be completed. SDATA and SCK may be active before the reset sequence, but SL should be held logic HIGH until $20 \mu$ s or more after the reset.

Alternatively, placing series resistors close to the digital output pins may help reduce noise.

## Grounding and Decoupling Recommendations

As shown in Figure 7, a single ground plane is recommended for the AD9804. This ground plane should be as continuous as possible, particularly around Pins 25 through 39 . This will ensure that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. All decoupling capacitors should be located as close as possible to the package pins. A single clean power supply is recommended for the AD9804, but a separate digital driver supply may be used for DRVDD (Pin 13). DRVDD should always be decoupled to DRVSS (Pin 14), which should be connected to the analog ground plane. Advantages of using a separate digital driver supply include using a lower voltage ( 2.7 V ) to match levels with a 2.7 V ASIC, reducing digital power dissipation, and reducing potential noise coupling. If the digital outputs (Pins 3-12) must drive a load larger than 20 pF , buffering is recommended to reduce digital code transition noise.


Figure 6. System Block Diagram


Figure 7. AD9804 Circuit Configuration


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog Front End - AFE category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
WM8255SEFL ADE9078ACPZ-RL ADA4355ABCZ MAX86176ENX+T MAX86176EVKIT\# TC500ACPE MCP3914A1-E/MV ISL51002CQZ-165 AFE5803ZCF TC500CPE AD73311ARSZ-REEL ADAS1000-3BCPZ AD73311LARUZ AD5590BBCZ ADPD1080WBCPZR7 AD73311ARSZ AD73311ARZ AD73311LARSZ AD73311LARSZ-REEL7 AD73360ARZ AD73360ASUZ AD73360LARZ AD8232ACPZ-R7 AD8456ASTZ AD9082BBPZ-2D2AC AD9081BBPZ-4D4AC AD9670BBCZ AD9675KBCZ AD73360LARZ-REEL AD9826KRSZ AD9826KRSZRL AD9860BSTZ AD9861BCPZ-50 AD9861BCPZ-80 AD9862BSTZ AD9865BCPZ AD9867BCPZ AD9895KBCZ AD9923ABBCZ AD9942BBCZ AD9943KCPZ AD9945KCPZ AD9945KCPZRL7 AD9949KCPZ $\underline{\text { AD9963BCPZ AD9972BBCZ AD9974BBCZ AD9977BBCZ AD9978BCPZ AD9979BCPZ }}$


[^0]:    Specifications subject to change without notice.

