## FEATURES

25 MSPS correlated double sampler (CDS) 6 dB to $\mathbf{4 0 ~ d B ~ 1 0 - b i t ~ v a r i a b l e ~ g a i n ~ a m p l i f i e r ~ ( V G A ) ~}$
Low noise optical black clamp circuit
Preblanking function
10-bit (AD9943), 12-bit (AD9944) 25 MSPS A/D converter
No missing codes guaranteed
3-wire serial digital interface
3 V single-supply operation
Space-saving 32 -lead $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP package

## APPLICATIONS

Digital still cameras
Digital video camcorders
PC cameras
Portable CCD imaging devices
CCTV cameras

## GENERAL DESCRIPTION

The AD9943/AD9944 are complete analog signal processors for CCD applications. They feature a 25 MHz single-channel architecture designed to sample and condition the outputs of interlaced and progressive scan area CCD arrays. The signal chain for the AD9943/AD9944 consists of a correlated double sampler (CDS), a digitally controlled variable gain amplifier (VGA), and a black level clamp. The AD9943 offers 10-bit ADC resolution, while the AD9944 contains a true 12-bit ADC.
The internal registers are programmed through a 3-wire serial digital interface. Programmable features include gain adjustment, black level adjustment, input clock polarity, and power-down modes. The AD9943/AD9944 operate from a single 3 V power supply, typically dissipate 79 mW , and are packaged in space-saving 32-lead LFCSP packages.

FUNCTIONAL BLOCK DIAGRAM


Figure 1. Functional Block Diagram

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
General Description .....  1
Functional Block Diagram .....  1
Revision History .....  2
Specifications ..... 3
General Specifications ..... 3
Digital Specifications ..... 3
AD9943 System Specifications ..... 3
AD9944 System Specifications ..... 4
Timing Specifications ..... 5
Absolute Maximum Ratings ..... 6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Terminology ..... 9
REVISION HISTORY
3/14—Rev. B to Rev. C
Added Exposed Pad Notation, Figure 2 and Table 6 ..... 7
Added Exposed Pad Notation, Figure 3 and Table 7 ..... 8
Changes to Figure 17 ..... 17
Changes to Figure 18 ..... 18
Updated Outline Dimensions ..... 19
Changes to Ordering Guide ..... 19
5/04-Data Sheet Changed from Rev. A to Rev. B
Updated Format

$\qquad$
Universal
Updated Outline Dimensions ..... 20
Changes to Ordering Guide ..... 20
5/03-Data Sheet changed from Rev. 0 to Rev. A
Added AD9944 ..... Universal
Changes to Features Section ..... 1
Updated Ordering Guide ..... 5
Replaced TPC 3. .....  9
Added Figure 12 ..... 15
Updated Outline Dimensions ..... 16
Equivalent Input Circuits ..... 10
Typical Performance Characteristics ..... 11
Internal Register Map ..... 12
Serial Interface ..... 13
Circuit Description and Operation ..... 14
DC Restore ..... 14
Correlated Double Sampler ..... 14
Optical Black Clamp ..... 14
A/D Converter ..... 15
Variable Gain Amplifier ..... 15
CCD Mode Timing ..... 16
Applications Information ..... 17
Internal Power-On Reset Circuitry ..... 18
Grounding and Decoupling Recommendations ..... 18
Outline Dimensions ..... 19
Ordering Guide ..... 19

## SPECIFICATIONS

GENERAL SPECIFICATIONS
$\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=\mathrm{DVDD}=\mathrm{DRVDD}=3 \mathrm{~V}, \mathrm{f}_{\text {SAMP }}=25 \mathrm{MHz}$, unless otherwise noted.
Table 1.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| TEMPERATURE RANGE <br> Operating <br> Storage | $\begin{aligned} & -20 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +150 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| POWER SUPPLY VOLTAGE <br> Analog, Digital, Digital Driver | 2.7 |  | 3.6 | V |
| POWER CONSUMPTION <br> Normal Operation Power-Down Mode |  | $\begin{aligned} & 79 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mu \mathrm{~W} \\ & \hline \end{aligned}$ |
| MAXIMUM CLOCK RATE | 25 |  |  | MHz |

## DIGITAL SPECIFICATIONS

$\mathrm{DRVDD}=\mathrm{DVDD}=2.7 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, unless otherwise noted.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\text {IH }}$ | 2.1 |  |  | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 0.6 | V |
| High Level Input Current | $\mathrm{IH}^{\text {H}}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Low Level Input Current | ILI |  | 10 |  | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{1 \times}$ |  | 10 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |
| High Level Output Voltage, Іон $=2 \mathrm{~mA}$ | Vон | 2.2 |  |  | V |
| Low Level Output Voltage, los $=2 \mathrm{~mA}$ | VoL |  |  | 0.5 | V |

## AD9943 SYSTEM SPECIFICATIONS

$\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=\mathrm{DVDD}=\mathrm{DRVDD}=3 \mathrm{~V}, \mathrm{f}_{\text {SAMP }}=25 \mathrm{MHz}$, unless otherwise noted.
Table 2.

| Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDS |  |  |  |  |  |
| Maximum Input Range before Saturation ${ }^{1}$ |  | 1.0 |  | Vp-p |  |
| Allowable CCD Reset Transient ${ }^{1}$ |  | 500 |  | mV | See input waveform in footnote. |
| Maximum CCD Black Pixel Amplitude ${ }^{1}$ |  | 100 |  | mV |  |
| VARIABLE GAIN AMPLIFIER (VGA) |  |  |  |  |  |
| Gain Control Resolution |  | 1024 |  | Steps |  |
| Gain Monotonicity |  | Guaranteed |  |  |  |
| Gain Range |  |  |  |  |  |
| Minimum Gain |  | 5.3 |  | dB | See Figure 13 for VGA gain curve. |
| Maximum Gain | 40 | 41.5 |  | dB | See Variable Gain Amplifier section for VGA gain equation. |
| BLACK LEVEL CLAMP |  |  |  |  |  |
| Clamp Level Resolution |  | 256 |  | Steps |  |
| Clamp Level |  |  |  |  | Measured at ADC output. |
| Minimum Clamp Level |  | 0 |  | LSB |  |
| Maximum Clamp Level |  | 63.75 |  | LSB |  |


| Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A/D CONVERTER <br> Resolution <br> Differential Nonlinearity (DNL) <br> No Missing Codes <br> Data Output Coding <br> Full-Scale Input Voltage | 10 | $\pm 0.3$ <br> Guaranteed Straight binary $2.0$ |  | $\begin{aligned} & \text { Bits } \\ & \text { LSB } \\ & \text { v } \end{aligned}$ |  |
| VOLTAGE REFERENCE <br> Reference Top Voltage (REFT) <br> Reference Bottom Voltage (REFB) |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| SYSTEM PERFORMANCE <br> Gain Range <br> Low Gain (VGA Code = 0) <br> Maximum Gain (VGA Code = 1023) <br> Gain Accuracy <br> Peak Nonlinearity 500 mV Input Signal <br> Total Output Noise <br> Power Supply Rejection (PSR) | 40 | $\begin{aligned} & 5.3 \\ & 41.5 \\ & \pm 1 \\ & 0.1 \\ & 0.3 \\ & 50 \\ & \hline \end{aligned}$ |  | dB <br> dB <br> dB <br> \% <br> LSB rms dB | Specifications include entire signal chain. <br> 12 dB gain applied. <br> AC grounded input, 6 dB gain applied. <br> Measured with step change on supply. |

${ }^{1}$ Input signal characteristics defined as follows:


## AD9944 SYSTEM SPECIFICATIONS

$\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{AVDD}=\mathrm{DVDD}=\mathrm{DRVDD}=3 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMP}}=25 \mathrm{MHz}$, unless otherwise noted.
Table 3.

| Parameter | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDS <br> Maximum Input Range before Saturation ${ }^{1}$ <br> Allowable CCD Reset Transient ${ }^{1}$ <br> Maximum CCD Black Pixel Amplitude ${ }^{1}$ |  | $\begin{aligned} & 1.0 \\ & 500 \\ & 100 \\ & \hline \end{aligned}$ |  | V p-p mV mV | See input waveform in footnote. |
| VARIABLE GAIN AMPLIFIER (VGA) <br> Gain Control Resolution <br> Gain Monotonicity <br> Gain Range <br> Minimum Gain <br> Maximum Gain | 40 | 1024 <br> Guaranteed <br> 5.3 <br> 41.5 |  | Steps <br> dB <br> dB | See Figure 13 for VGA gain curve. <br> See Variable Gain Amplifier section for VGA gain equation. |
| BLACK LEVEL CLAMP <br> Clamp Level Resolution Clamp Level Minimum Clamp Level Maximum Clamp Level |  | $\begin{aligned} & 256 \\ & 0 \\ & 255 \end{aligned}$ |  | $\begin{aligned} & \text { Steps } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ | Measured at ADC output. |
| A/D CONVERTER <br> Resolution <br> Differential Nonlinearity (DNL) <br> No Missing Codes <br> Data Output Coding <br> Full-Scale Input Voltage | 12 | $\pm 0.4$ <br> Guaranteed Straight binary 2.0 |  | $\begin{aligned} & \text { Bits } \\ & \text { LSB } \\ & \text { v } \end{aligned}$ |  |


| Parameter | Min | Typ | Max |
| :--- | :---: | :--- | :--- |
| VOLTAGE REFERENCE |  | Unit | Conditions |
| $\quad$ Reference Top Voltage (REFT) |  |  |  |
| Reference Bottom Voltage (REFB) | 2.0 | V |  |
| SYSTEM PERFORMANCE | 1.0 |  |  |
| Gain Range |  |  |  |
| $\quad$ Low Gain (VGA Code = 0) |  |  |  |
| Maximum Gain (VGA Code = 1023) | 40 | 41.5 | dB |
| Gain Accuracy | $\pm 1$ | dB |  |
| Peak Nonlinearity 500 mV Input Signal | 0.1 | dB |  |
| Total Output Noise | 0.9 | $\%$ | 12 dB gain applied. |
| Power Supply Rejection (PSR) | 50 | LSB rms include entire signal chain. | AC grounded input, 6 dB gain applied. |

${ }^{1}$ Input signal characteristics defined as follows:


## TIMING SPECIFICATIONS

$C_{L}=20 \mathrm{pF}, \mathrm{f}_{\mathrm{SAMP}}=25 \mathrm{MHz}$. See CCD-mode timing in Figure 14 and Figure 15, and serial timing in Figure 10 and Figure 11.
Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAMPLE CLOCKS |  |  |  |  |  |
| DATACLK, SHP, SHD Clock Period | tconv | 40 |  |  | ns |
| DATACLK High/Low Pulse Width | $\mathrm{t}_{\text {ADC }}$ | 16 | 20 |  | ns |
| SHP Pulse Width | $\mathrm{t}_{\text {SHP }}$ |  | 10 |  | ns |
| SHD Pulse Width | tsho |  | 10 |  | ns |
| CLPOB Pulse Width ${ }^{1}$ | $\mathrm{t}_{\text {Cob }}$ | 2 | 20 |  | Pixels |
| SHP Rising Edge to SHD Falling Edge | $\mathrm{t}_{\mathrm{s} 1}$ |  | 10 |  | ns |
| SHP Rising Edge to SHD Rising Edge | ts2 | 16 | 20 |  | ns |
| Internal Clock Delay | tio |  | 3.0 |  | ns |
| DATA OUTPUTS |  |  |  |  |  |
| Output Delay | tod |  | 9.5 |  | ns |
| Pipeline Delay |  |  | 9 |  | Cycles |
| SERIAL INTERFACE |  |  |  |  |  |
| Maximum SCK Frequency | fsclk | 10 |  |  | MHz |
| SL to SCK Setup Time | tıs | 10 |  |  | ns |
| SCK to SL Hold Time | tLH | 10 |  |  | ns |
| SDATA Valid to SCK Rising Edge Setup | tos | 10 |  |  | ns |
| SCK Falling Edge to SDATA Valid Hold | toh | 10 |  |  | ns |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter (With Respect To) | Min | Max | Unit |
| :--- | :--- | :--- | :--- |
| AVDD (AVSS) | -0.3 | +3.9 | V |
| DVDD (DVSS) | -0.3 | +3.9 | V |
| DRVDD (DRVSS) | -0.3 | +3.9 | V |
| Digital Outputs (DRVSS) | -0.3 | DRVDD +0.3 | V |
| SHP, SHD, DATACLK (DVSS) | -0.3 | DVDD +0.3 | V |
| CLPOB, PBLK (DVSS) | -0.3 | DVDD +0.3 | V |
| SCK, SL, SDATA DVSS (AVSS) | -0.3 | DVDD +0.3 | V |
| REFT, REFB, CCDIN | -0.3 | AVDD +0.3 | V |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec) |  | 300 | ${ }^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

The thermal resistance of a 32-lead LFCSP package (with the exposed bottom pad soldered to the board GND) is $\theta_{J A}=27.7^{\circ} \mathrm{C} / \mathrm{W}$.

## ESD CAUTION

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


${ }^{1}$ NC $=$ NO CONNECT. INTERNALLY PULLED DOWN. FLOAT OR CONNECT TO GND.
${ }^{2}$ NC $=$ NO CONNECT. INTERNALLY NOT CONNECTED.
NOTES

1. SOLDER THE EXPOSED PAD TO THE GROUND PLANE OF THE PCB.

Figure 2. AD9943 Pin Configuration
Table 6. AD9943 Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1 to 10 | D0 to D9 | DO | Digital Data Outputs. |
| 11 | DRVDD | P | Digital Output Driver Supply. |
| 12 | DRVSS | P | Digital Output Driver Ground. |
| 13 | DVDD | P | Digital Supply. |
| 14 | DATACLK | DI | Digital Data Output Latch Clock. |
| 15 | DVSS | P | Digital Supply Ground. |
| 16 | PBLK | DI | Preblanking Clock Input. |
| 17 | CLPOB | DI | Black Level Clamp Clock Input. |
| 18 | SHP | DI | CDS Sampling Clock for CCD Reference Level. |
| 19 | SHD | DI | CDS Sampling Clock for CCD Data Level. |
| 20 | AVDD | P | Analog Supply. |
| 21 | AVSS | P | Analog Ground. |
| 22 | CCDIN | AI | Analog Input for CCD Signal. |
| 23 | REFT | AO | A/D Converter Top Reference Voltage Decoupling. |
| 24 | REFB | AO | A/D Converter Bottom Reference Voltage Decoupling. |
| 25 | SL | DI | Serial Digital Interface Load Pulse. |
| 26 | SDATA | DI | Serial Digital Interface Data Input. |
| 27 | SCK | DI | Serial Digital Interface Clock Input. |
| 28 to 30 | NC | NC | Internally pulled down. Float or connect to GND. |
| 31 to 32 | NC | NC | Internally not connected. |
|  | EPAD |  | Exposed Pad. Solder the exposed pad to the ground plane of the PCB. |

[^1]
notes

1. NC = NO CONNECT. INTERNALLY PULLED DOWN. FLOAT OR CONNECT TO GND. 宮
2. SOLDER THE EXPOSED PAD TO THE GROUND PLANE OF THE PCB.

Figure 3. AD9944 Pin Configuration
Table 7. AD9944 Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: |
| 1 to 10 | D2 to D11 | DO | Digital Data Outputs. |
| 11 | DRVDD | P | Digital Output Driver Supply. |
| 12 | DRVSS | P | Digital Output Driver Ground. |
| 13 | DVDD | P | Digital Supply. |
| 14 | DATACLK | DI | Digital Data Output Latch Clock. |
| 15 | DVSS | P | Digital Supply Ground. |
| 16 | PBLK | DI | Preblanking Clock Input. |
| 17 | CLPOB | DI | Black Level Clamp Clock Input. |
| 18 | SHP | DI | CDS Sampling Clock for CCD Reference Level. |
| 19 | SHD | DI | CDS Sampling Clock for CCD Data Level. |
| 20 | AVDD | P | Analog Supply. |
| 21 | AVSS | P | Analog Ground. |
| 22 | CCDIN | AI | Analog Input for CCD Signal. |
| 23 | REFT | AO | A/D Converter Top Reference Voltage Decoupling. |
| 24 | REFB | AO | A/D Converter Bottom Reference Voltage Decoupling. |
| 25 | SL | DI | Serial Digital Interface Load Pulse. |
| 26 | SDATA | DI | Serial Digital Interface Data Input. |
| 27 | SCK | DI | Serial Digital Interface Clock Input. |
| 28 to 30 | NC | NC | Internally pulled down. Float or connect to GND. |
| 31 | D0 | DO | Digital Data Output. |
| 32 | D1 | DO | Digital Data Output. |
|  | EPAD |  | Exposed Pad. Solder the exposed pad to the ground plane of the PCB. |

[^2]
## TERMINOLOGY

## Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore every code must have a finite width. No missing codes guaranteed to 10 -bit resolution indicates that all 1024 codes, respectively, must be present over all operating conditions.

## Peak Nonlinearity

Peak nonlinearity, a full-signal chain specification, refers to the peak deviation of the output of the AD9943/AD9944 from a true straight line. The point used as zero scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level $11 / 2$ LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a percentage of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC's full-scale range.

## Total Output Noise

The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB and represents the rms noise level of the total signal chain at the specified gain setting. The output noise can be converted to an equivalent voltage, using the relationship

$$
1 \mathrm{LSB}=\left(\text { ADC Full Scale } / 2^{N} \text { codes }\right)
$$

where $N$ is the bit resolution of the ADC. For example, 1 LSB of the AD9943 is 1.95 mV .

## Power Supply Rejection (PSR)

The PSR is measured with a step change applied to the supply pins. This represents a very high frequency disturbance on the AD9943/AD9944's power supply. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage.

## Internal Delay for SHP/SHD

The internal delay (also called aperture delay) is the time delay that occurs from the time a sampling edge is applied to the AD9943/AD9944 until the actual sample of the input signal is held. Both SHP and SHD sample the input signal during the transition from low to high, so the internal delay is measured from each clock's rising edge to the instant the actual internal sample is taken.

## EQUIVALENT INPUT CIRCUITS



Figure 4. Digital Inputs-SHP, SHD, DATACLK, CLOB, PBLK, SCK, SL
Figure 6. CCDIN (Pin 22)


Figure 5. Data Outputs

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. AD9943/AD9944 Power vs. Sample Rate


Figure 8. AD9943 Typical DNL Performance


Figure 9. AD9944 Typical DNL Performance

## INTERNAL REGISTER MAP

All register values default to 0x000 at power-up except clamp level, which defaults to 128 decimal (AD9943 = 32 LSB clamp level, and AD9944 = 128 LSB clamp level).

Table 8.

| Register Name | Address Bits |  |  | Data Bits | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | A2 | A1 | A0 |  |  |
| Operation | 0 | 0 | 0 | D0 <br> D2, D1 <br> D3 <br> D5, D4 <br> D6 <br> D8, D7 <br> D11 to D9 | Software Reset ( $0=$ normal operation, $1=$ reset all registers to default). <br> Power-Down Modes ( $00=$ normal power, $01=$ standby, $10=$ total shutdown). <br> OB Clamp Disable ( $0=$ clamp on, 1 = clamp off). <br> Test Mode. Should always be set to 00 . <br> PBLK Blanking Level ( $0=$ blank output to zero, $1=$ blank to ob clamp level). <br> Test Mode 1. Should always be set to 00. <br> Test Mode 2. Should always be set to 000 . |
| Control | 0 | 0 | 1 | D0 <br> D1 <br> D2 <br> D3 <br> D4 <br> D5 <br> D6 <br> D11 to D7 | SHP/SHD Input Polarity ( $0=$ active low, $1=$ active high). <br> DATACLK Input Polarity ( $0=$ active low, $1=$ active high). <br> CLPOB Input Polarity ( $0=$ active low, $1=$ active high). <br> PBLK Input Polarity ( $0=$ active low, $1=$ active high $)$. <br> Three-State Data Outputs ( $0=$ outputs active, $1=$ outputs three-stated). <br> Data Output Latching ( $0=$ latched by DATACLK, $1=$ latch is transparent). <br> Data Output Coding ( $0=$ binary output, $1=$ gray code output). <br> Test Mode. Should always be set to 00000. |
| Clamp Level | 0 | 1 | 0 | D7 to D0 | OB Clamp Level (AD9943: $0=0$ LSB, $255=63.75$ LSB, AD9944: $0=0$ LSB, $255=255$ LSB). |
| VGA Gain | 0 | 1 | 1 | D9 to D0 | VGA Gain ( $0=6 \mathrm{~dB}, 1023=40 \mathrm{~dB}$ ). |

## SERIAL INTERFACE



Figure 10. Serial Write Operation


Figure 11. Continuous Serial Write Operation to All Registers

## CIRCUIT DESCRIPTION AND OPERATION



Figure 12. CCD Mode Block Diagram

The AD9943/AD9944 signal processing chain is shown in Figure 12. Each processing step is essential for achieving a high quality image from the raw CCD pixel data.

## DC RESTORE

To reduce the large dc offset of the CCD output signal, a dc restore circuit is used with an external $0.1 \mu \mathrm{~F}$ series coupling capacitor. This restores the dc level of the CCD signal to approximately 1.5 V , which is compatible with the 3 V single supply of the AD9943/AD9944.

## CORRELATED DOUBLE SAMPLER

The CDS circuit samples each CCD pixel twice to extract video information and reject low frequency noise. The timing shown in Figure 14 illustrates how the two CDS clocks, SHP and SHD, are used, respectively, to sample the reference level and data level of the CCD signal. The CCD signal is sampled on the rising edges of SHP and SHD. Placement of these two clock signals is critical for achieving the best performance from the CCD. An internal SHP/SHD delay ( $\mathrm{t}_{\mathrm{ID}}$ ) of 3 ns is caused by internal propagation delays.

## OPTICAL BLACK CLAMP

The optical black clamp loop is used to remove residual offsets in the signal chain and to track low frequency variations in the CCD's black level. During the optical black (shielded) pixel interval on each line, the ADC output is compared with the fixed black level reference selected by the user in the clamp level register. The resulting error signal is filtered to reduce noise, and the correction value is applied to the ADC input through a D/A converter. Normally, the optical black clamp loop is turned on once per horizontal line, but this loop can be updated more slowly to suit a particular application. If external digital clamping is used during the post processing, the optical black clamping for the AD9943/AD9944 may be disabled using Bit D3 in the operation register. Refer to Table 8 and Figure 10 and Figure 11.
When the loop is disabled, the clamp level register may still be used to provide programmable offset adjustment. Horizontal timing is shown in Figure 15. The CLPOB pulse should be placed during the CCD's optical black pixels. It is recommended that the CLPOB pulse be used during valid CCD dark pixels. The CLPOB pulse should be a minimum of 20 pixels wide to minimize clamp noise. Shorter pulse widths may be used, but clamp noise may increase and the loop's ability to track low frequency variations in the black level is reduced.

## A/D CONVERTER

The ADC uses a 2 V input range. Better noise performance results from using a larger ADC full-scale range. The ADC uses a pipelined architecture with a 2 V full-scale input for low noise performance.

## VARIABLE GAIN AMPLIFIER

The VGA stage provides a gain range of 6 dB to 40 dB , programmable with 10-bit resolution through the serial digital interface. The minimum gain of 6 dB is needed to match a 1 V input signal with the ADC full-scale range of 2 V . A plot of the VGA gain curve is shown in Figure 13.

VGA Gain $(\mathrm{dB})=($ VGA Code $\times 0.035 \mathrm{~dB})+5.3 \mathrm{~dB}$


Figure 13. VGA Gain Curve

## CCD MODE TIMING


notes

1. RECOMMENDED PLACEMENT FOR DATACLK RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE. 2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES.

Figure 14. CCD Mode Timing


NOTES

1. CLPOB WILL OVERWRITE PBLK. PBLK WILL NOT AFFECT CLAMP OPERATION IF OVERLAPPING WITH CLPOB.
2. PBLK SIGNAL IS OPTIONAL.
3. DIGITAL OUTPUT DATA WILL BE ALL ZEROS DURING PBLK. OUTPUT DATA LATENCY IS NINE DATACLK CYCLES.

Figure 15. Typical CCD Mode Line Clamp Timing

## APPLICATIONS INFORMATION

The AD9943/AD9944 are complete analog front end (AFE) products for digital still camera and camcorder applications. As shown in Figure 12, the CCD image (pixel) data is buffered and sent to the AD9943/AD9944 analog input through a series input capacitor. The AD9943/AD9944 perform the dc restoration, CDS, gain adjustment, black level correction, and analog-to-digital conversion. The AD9943/AD9944's digital
output data is then processed by the image processing ASIC. The internal registers of the AD9943/AD9944—used to control gain, offset level, and other functions-are programmed by the ASIC or microprocessor through a 3-wire serial digital interface. A system timing generator provides the clock signals for both the CCD and the AFE.


Figure 17. AD9943 Recommended Circuit Configuration for CCD Mode


## INTERNAL POWER-ON RESET CIRCUITRY

After power-on, the AD9943/AD9944 automatically reset all internal registers and perform internal calibration procedures. This takes approximately 1 ms to complete. During this time, normal clock signals and serial write operations may occur. However, serial register writes are ignored until the internal reset operation is completed.

## GROUNDING AND DECOUPLING RECOMMENDATIONS

As shown in Figure 17 and Figure 18, a single ground plane is recommended for the AD9943/AD9944. This ground plane should be as continuous as possible. This ensures that all analog decoupling capacitors provide the lowest possible impedance path between the power and bypass pins and their respective ground pins. All decoupling capacitors should be located as
close as possible to the package pins. A single clean power supply is recommended for the AD9943 and AD9944, but a separate digital driver supply may be used for DRVDD (Pin 11). DRVDD should always be decoupled to DRVSS (Pin 12), which should be connected to the analog ground plane. Advantages of using a separate digital driver supply include using a lower voltage ( 2.7 V ) to match levels with a 2.7 V ASIC, and reducing digital power dissipation and potential noise coupling. If the digital outputs must drive a load larger than 20 pF , buffering is the recommended method to reduce digital code transition noise. Alternatively, placing series resistors close to the digital output pins may also help reduce noise.

Note: The exposed pad on the bottom of the AD9943/AD9944 should be soldered to the GND plane of the printed circuit board.

## OUTLINE DIMENSIONS



FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO
FUNCTION DESCRIPTIONS
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.

## COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.

Figure 19. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body, Very Very Thin Quad

$$
(C P-32-7)
$$

Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{\mathbf{1}}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9943KCPZ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package [LFCSP-WQ] | $\mathrm{CP}-32-7$ |
| AD9943KCPZRL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package [LFCSP-WQ] | CP-32-7 |
| AD9944KCPZ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package [LFCSP-WQ] | $\mathrm{CP}-32-7$ |
| AD9944KCPZRL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package [LFCSP-WQ] | CP-32-7 |

[^3]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog Front End - AFE category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
WM8255SEFL ADE9078ACPZ-RL ADA4355ABCZ MAX86176ENX+T MAX86176EVKIT\# TC500ACPE MCP3914A1-E/MV ISL51002CQZ-165 AFE5803ZCF TC500CPE AD73311ARSZ-REEL ADAS1000-3BCPZ AD73311LARUZ AD5590BBCZ ADPD1080WBCPZR7 AD73311ARSZ AD73311ARZ AD73311LARSZ AD73311LARSZ-REEL7 AD73360ARZ AD73360ASUZ AD73360LARZ AD8232ACPZ-R7 AD8456ASTZ AD9082BBPZ-2D2AC AD9081BBPZ-4D4AC AD9670BBCZ AD9675KBCZ AD73360LARZ-REEL AD9826KRSZ AD9826KRSZRL AD9860BSTZ AD9861BCPZ-50 AD9861BCPZ-80 AD9862BSTZ AD9865BCPZ AD9867BCPZ AD9895KBCZ AD9923ABBCZ AD9942BBCZ AD9943KCPZ AD9945KCPZ AD9945KCPZRL7 AD9949KCPZ $\underline{\text { AD9963BCPZ AD9972BBCZ AD9974BBCZ AD9977BBCZ AD9978BCPZ AD9979BCPZ }}$


[^0]:    ${ }^{1}$ Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve low noise clamp performance.

[^1]:    ${ }^{1}$ Type: $\mathrm{Al}=$ analog input, $\mathrm{AO}=$ analog output, $\mathrm{DI}=$ digital input, $\mathrm{DO}=$ digital output, $\mathrm{P}=$ power, and $\mathrm{NC}=$ no connect.

[^2]:    ${ }^{1}$ Type: $\mathrm{Al}=$ analog input, $\mathrm{AO}=$ analog output, $\mathrm{DI}=$ digital input, $\mathrm{DO}=$ digital output, $\mathrm{P}=$ power, and $\mathrm{NC}=$ no connect.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

