Complete Low Cost 12-Bit D/A Converters

## ADDAC80/ADDAC85/ADDAC87

## FEATURES

Single Chip Construction<br>On-Board Output Amplifier<br>Low Power Dissipation: 300 mW<br>Monotonicity Guaranteed over Temperature<br>Guaranteed for Operation with 12 V Supplies<br>Improved Replacement for Standard DAC80, DAC800 HI-5680<br>High Stability, High Current Output<br>Buried Zener Reference<br>Laser Trimmed to High Accuracy<br>1/2 LSB Max Nonlinearity<br>Low Cost Plastic Packaging

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. The ADDAC80 series of $\mathrm{D} / \mathrm{A}$ converters directly replaces all other devices of this type with significant increases in performance.
2. Single chip construction and low power consumption provides the optimum choice for applications where low cost and high reliability are major considerations.
3. The high speed output amplifier has been designed to settle within $1 / 2 \mathrm{LSB}$ for a 10 V full scale transition in $2.0 \mu \mathrm{~s}$, when properly compensated.
4. The precision buried Zener reference can supply up to 2.5 mA for use elsewhere in the application.
5. The low TC binary ladder guarantees that all units are monotonic over the specified temperature range.
6. System performance upgrading is possible without redesign.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} \& \multicolumn{3}{|c|}{ADDAC80} \& \multicolumn{3}{|c|}{ADDAC85} \& \multicolumn{3}{|c|}{ADDAC87} \& \multirow[b]{2}{*}{Unit} \\
\hline \& Min \& Typ \& Max \& Min \& Typ \& Max \& Min \& Ty \& Max \& \\
\hline TECHNOLOGY \& \multicolumn{3}{|c|}{Monolithic} \& \multicolumn{3}{|c|}{Monolithic} \& \multicolumn{3}{|c|}{Monolithic} \& \\
\hline ```
DIGITAL INPUT
Binary-CBI
BCD-CCD
Logic Levels (TTL Compatible)
\(\mathrm{V}_{\mathrm{IH}}(\) Logic " 1 ")
\(\mathrm{V}_{\text {IL }}\) (Logic "0")
\(\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}\right)\)
\(\mathrm{I}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}\right)\)
``` \& 2.0
0 \& \& \[
\begin{aligned}
\& 12 \\
\& \\
\& 5.5 \\
\& 0.8 \\
\& 250 \\
\& 100
\end{aligned}
\] \& 2.0
0 \& \& \[
\begin{aligned}
\& 12 \\
\& \\
\& 5.5 \\
\& 0.8 \\
\& 250 \\
\& 100
\end{aligned}
\] \& \[
\begin{aligned}
\& 2.0 \\
\& 0
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 12 \\
\& \\
\& 5.5 \\
\& 0.8 \\
\& 250 \\
\& 100
\end{aligned}
\] \& \begin{tabular}{l}
Bits \\
Digits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
TRANSFER CHARACTERISTICS \\
ACCURACY \\
Linearity Error @ \(25^{\circ} \mathrm{C}\) \\
CBI \\
CCD \\
\(\mathrm{T}_{\mathrm{A}} @ \mathrm{~T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\) \\
Differential Linearity Error @ \(25^{\circ} \mathrm{C}\) \\
CBI \\
CCD \\
\(\mathrm{T}_{\mathrm{A}}\) @ \(\mathrm{T}_{\mathrm{MIN}}\) to \(\mathrm{T}_{\mathrm{MAX}}\) \\
Gain Error \({ }^{2}\) \\
Offset Error \({ }^{2}\) \\
Temperature Range for Guaranteed \\
Monotonicity \\
DRIFT ( \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) ) \\
Total Bipolar Drift, max (includes gain, offset, and linearity drifts) \\
Total Error ( \(\mathrm{T}_{\text {MIN }}\) to \(\left.\mathrm{T}_{\mathrm{MAX}}\right)^{4}\) \\
Unipolar \\
Bipolar \\
Gain Including Internal Reference Gain Excluding Internal Reference Unipolar Offset \\
Bipolar Offset
\end{tabular} \& 0 \& \[
\begin{aligned}
\& \pm 1 / 4 \\
\& \\
\& \pm 0.1 \\
\& \pm 0.05 \\
\& \\
\& \\
\& \\
\& \pm 0.08 \\
\& \pm 0.06 \\
\& \pm 15 \\
\& \pm 4 \\
\& \pm 1 \\
\& \pm 5
\end{aligned}
\] \& \[
\begin{aligned}
\& \pm 1 / 2 \\
\& \pm 1 / 2 \\
\& \\
\& \pm 3 / 4 \\
\& \\
\& \pm 3 / 4 \\
\& \pm 0.3 \\
\& \pm 0.15 \\
\& \\
\& +70 \\
\& \\
\& \pm 20 \\
\& \\
\& \pm 0.15 \\
\& \pm 0.10 \\
\& \pm 30 \\
\& \pm 7 \\
\& \pm 3 \\
\& \pm 10
\end{aligned}
\] \& -25 \& \[
\begin{aligned}
\& \pm 1 / 4 \\
\& \pm 0.1 \\
\& \pm 0.0 \\
\& \\
\& \pm 0.12 \\
\& \pm 0.0
\end{aligned}
\] \& \[
\begin{aligned}
\& \pm 1 / 2 \\
\& \pm 1 / 2 \\
\& \pm 3 / 4 \\
\& \pm 1 \\
\& \pm 0.2 \\
\& \pm 0.1 \\
\& +85 \\
\& \\
\& \pm 20 \\
\& \pm 0.2 \\
\& \pm 0.12 \\
\& \pm \mathbf{2 0} \\
\& \pm 10 \\
\& \pm 3 \\
\& \pm 10
\end{aligned}
\] \& \[
-55
\] \& \[
\begin{aligned}
\& \pm 0.1 \\
\& \pm 0.05
\end{aligned}
\]
\[
\begin{aligned}
\& \pm 0.18 \\
\& \pm 0.14
\end{aligned}
\] \& \[
\begin{aligned}
\& \pm 1 / 2 \\
\& \pm 3 / 4 \\
\& \pm 3 / 4 \\
\& \pm 1 \\
\& \pm 0.2 \\
\& \pm 0.1 \\
\& \\
\& +125 \\
\& \\
\& \pm 30 \\
\& \\
\& \pm 0.3 \\
\& \pm 0.24 \\
\& \pm 20 \\
\& \pm 10 \\
\& \pm \mathbf{3} \\
\& \pm 10
\end{aligned}
\] \& LSB \(^{1}\)
LSB
LSB
LSB
LSB
LSB
\(\% \mathrm{FSR}^{3}\)
\(\% \mathrm{FSR}^{3}\)
\({ }^{\circ} \mathrm{C}\)

ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$
$\%$ of FSR
$\%$ of FSR
ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$
ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$
ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$
ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br>

\hline | CONVERSION SPEED |
| :--- |
| Voltage Model (V) ${ }^{5}$ |
| Settling Time to $\pm 0.01 \%$ of FSR for |
| FSR Change ( $2 \mathrm{k} \Omega \\| 500 \mathrm{pF}$ load) |
| with $10 \mathrm{k} \Omega$ Feedback |
| with $5 \mathrm{k} \Omega$ Feedback |
| For LSB Change |
| Slew Rate | \& 10 \& \[

$$
\begin{aligned}
& 3 \\
& 2
\end{aligned}
$$
\] \& \& 10 \& 2

1 \& $$
\begin{aligned}
& 4 \\
& 3
\end{aligned}
$$ \& 10 \& \[

$$
\begin{aligned}
& 3 \\
& 2 \\
& 1
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 4 \\
& 3
\end{aligned}
$$

\] \& | $\mu \mathrm{s}$ |
| :--- |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| V/ $\mu \mathrm{s}$ | <br>


\hline | ANALOG OUTPUT |
| :--- |
| Voltage Models |
| Ranges-CBI $-\mathrm{CCD}$ |
| Output Current |
| Output Impedance (dc) |
| Short Circuit Current |
| Internal Reference Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) |
| Output Impedance |
| Max External Current ${ }^{6}$ |
| Tempco of Drift | \& \[

\pm 5
\]

$$
6.23
$$ \& \[

$$
\begin{aligned}
& \pm 2.5, \\
& \pm 10 \\
& 10 \\
& 0.05 \\
& \\
& 6.3 \\
& 1.5 \\
& \pm 10
\end{aligned}
$$

\] \& | 40 |
| :--- |
| 6.37 |
| 2.5 |
| $\pm 20$ | \& \[

\pm 5
\]

$$
6.23
$$ \& \[

$$
\begin{aligned}
& \pm 2.5, \\
& \pm 10, \\
& 10 \\
& 0.05 \\
& \\
& 6.3 \\
& 1.5 \\
& \pm 10
\end{aligned}
$$

\] \& | 40 |
| :--- |
| 6.37 |
| 2.5 $\pm 20$ | \& \[

\pm 5
\]

$$
6.23
$$ \& \[

$$
\begin{aligned}
& \pm 2.5, \\
& \pm 10, \\
& 10 \\
& \\
& 0.05 \\
& \\
& 6.3 \\
& 1.5
\end{aligned}
$$

\] \& | 40 |
| :--- |
| 6.37 |
| 2.5 |
| $\pm 10$ | \& | V |
| :--- |
| V |
| V |
| V |
| mA |
| $\Omega$ |
| mA |
| V |
| $\Omega$ |
| mA |
| ppm of $\mathrm{V}_{\mathrm{R}} /{ }^{\circ} \mathrm{C}$ | <br>

\hline $$
\begin{aligned}
& \text { POWER SUPPLY SENSITIVITY } \\
& \pm 15 \mathrm{~V} \pm 10 \%, 5 \mathrm{~V} \text { supply when applicable } \\
& \pm 12 \mathrm{~V} \pm 5 \%
\end{aligned}
$$ \& \& \& \[

$$
\begin{aligned}
& \pm 0.002 \\
& \pm 0.002
\end{aligned}
$$

\] \& \& \& \[

$$
\begin{aligned}
& \pm 0.002 \\
& \pm 0.002
\end{aligned}
$$

\] \& \& \& \[

$$
\begin{aligned}
& \pm 0.002 \\
& \pm 0.002
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \% \text { of } \mathrm{FSR} / \% \mathrm{~V}_{\mathrm{S}} \\
& \% \text { of } \mathrm{FSR} / \mathrm{V}_{\mathrm{S}}
\end{aligned}
$$
\] <br>

\hline | POWER SUPPLY REQUIREMENTS |
| :--- |
| Rated Voltages |
| Range |
| Analog Supplies |
| Logic Supplies |
| Supply Drain $+12 \mathrm{~V},+15 \mathrm{~V}$ $-12 \mathrm{~V},-15 \mathrm{~V}$ | \& $\pm 11.4$ \& \[

$$
\begin{aligned}
& \pm 15 \\
& \\
& 5 \\
& 14
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \pm 16.5 \\
& 10 \\
& 20
\end{aligned}
$$
\] \& $\pm 11.4$ \& $\pm 15$

5

14 \& \[
$$
\begin{aligned}
& \pm 16.5 \\
& \\
& \mathbf{1 0} \\
& 20
\end{aligned}
$$

\] \& $\pm 11.4$ \& | $\pm 15$ |
| :--- |
| 5 |
| 14 | \& | $\pm 16.5$ |
| :--- |
| 10 |
| 20 | \& | V |
| :--- |
| V |
| V |
| mA |
| mA | <br>

\hline
\end{tabular}

|  | ADDAC80 |  |  | ADDAC85 |  |  | ADDAC87 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Min | Typ | Max | Min | Typ | Max | Min | Typ |  |  | Max | Unit |
| :---: |
| TEMPERATURE RANGE |
| Specifications |

## NOTES

${ }^{1}$ Least Significant Bit.
${ }^{2}$ Adjustable to zero with external trim potentiometer.
${ }^{3}$ FSR means "Full Scale Range" and is 20 V for the $\pm 10 \mathrm{~V}$ range and 10 V for the $\pm 5 \mathrm{~V}$ range.
${ }^{4}$ Gain and offset errors adjusted to zero at $25^{\circ} \mathrm{C}$.
${ }^{5} \mathrm{C}_{\mathrm{F}}=0$, see Figure 3a.
${ }^{6}$ Maximum with no degradation of specification, must be a constant load.
${ }^{7} \mathrm{~A}$ minimum of $\pm 12.3 \mathrm{~V}$ is required for a $\pm 10 \mathrm{~V}$ full scale output and $\pm 11.4 \mathrm{~V}$ is required for all other voltage ranges.
Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.
Specifications subject to change without notice.


## ADDAC80/ADDAC85/ADDAC87-SPECIFICATIONS

 (continued)

## NOTES

${ }^{1}$ Least Significant Bit.
${ }^{2}$ Adjustable to zero with external trim potentiometer.
${ }^{3}$ FSR means "Full Scale Range" and is 20 V for the $\pm 10 \mathrm{~V}$ range and 10 V for the $\pm 5 \mathrm{~V}$ range.
${ }^{4}$ Gain and offset errors adjusted to zero at $25^{\circ} \mathrm{C}$.
${ }^{5} \mathrm{C}_{\mathrm{F}}=0$, see Figure 3a.
${ }^{6}$ Maximum with no degradation of specification, must be a constant load.
${ }^{7}$ Including 5 mA load.
${ }^{8} 5 \mathrm{~V}$ supply required only for CCD versions.
Specifications subject to change without notice.


## ADDAC80/ADDAC85/ADDAC87-SPECIFICATIONS (continued)



## NOTES

${ }^{1}$ Least Significant Bit.
${ }^{2}$ Adjustable to zero with external trim potentiometer.
${ }^{3}$ FSR means "Full-Scale Range" and is 20 V for the $\pm 10 \mathrm{~V}$ range and 10 V for the $\pm 5 \mathrm{~V}$ range.
${ }^{4}$ Gain and offset errors adjusted to zero at $25^{\circ} \mathrm{C}$.
${ }^{5} \mathrm{C}_{\mathrm{F}}=0$, see Figure 3a.
${ }^{6}$ Maximum with no degradation of specification, must be a constant load.
${ }^{7}$ Including 5 mA load.
${ }^{8} 5 \mathrm{~V}$ supply required only for CCD versions.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

$+\mathrm{V}_{\mathrm{S}}$ to Power Ground $\qquad$ 0 V to +18 V
$-V_{S}$ to Power Ground . . . . . . . . . . . . . . . . . . . . 0 V to -18 V
Digital Inputs (Pins 1 to 12) to Power Ground $\qquad$
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1.0 V to +7 V
Ref In to Reference Ground . . . . . . . . . . . . . . . . . . . . . $\pm 12 \mathrm{~V}$
Bipolar Offset to Reference Ground $\pm 12 \mathrm{~V}$
10 V Span R to Reference Ground $\pm 12 \mathrm{~V}$
20 V Span R to Reference Ground $\pm 24 \mathrm{~V}$
Ref Out $\qquad$ Indefinite Short to Power Ground or $+V_{S}$


Figure 1. Voltage Model Function Diagram and Pin Configuration


Figure 2. Current Model Functional Diagram and Pin Configuration

## ORDERING GUIDE

| Model | Input Code | Output Mode | Technology | Temperature Range | Linearity Error | Package Option ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDAC80N-CBI-V | Binary | Voltage | Monolithic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | N-24A |
| ADDAC80D-CBI-V | Binary | Voltage | Monolithic | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | D-24 |
| ADDAC85D-CBI-V | Binary | Voltage | Monolithic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | D-24 |
| ADDAC87D-CBI-V | Binary | Voltage | Monolithic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | D-24 |
| ADDAC80-CBI-V | Binary | Voltage | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC80-CBI-I | Binary | Current | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC80-CCD-V | Binary Coded Decimal | Voltage | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC80-CCD-I | Binary Coded Decimal | Current | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC80Z-CBI-V ${ }^{2}$ | Binary | Voltage | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC80Z-CBI-I ${ }^{2}$ | Binary | Current | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC80Z-CCD-V ${ }^{2}$ | Binary Coded Decimal | Voltage | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | DH-24A |
| ADDAC80Z-CCD-I ${ }^{2}$ | Binary Coded Decimal | Current | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC85C-CBI-V ${ }^{3}$ | Binary | Voltage | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85C-CBI-I | Binary | Current | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85-CBI-V ${ }^{3}$ | Binary | Voltage | Hybrid | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85-CBI- ${ }^{3}$ | Binary | Current | Hybrid | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85LD-CBI-V ${ }^{3}$ | Binary | Voltage | Hybrid | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85LD-CBI-I ${ }^{3}$ | Binary | Current | Hybrid | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85MIL-CBI-V ${ }^{3}$ | Binary | Voltage | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85MIL-CBI- ${ }^{3}$ | Binary | Current | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85C-CCD-V ${ }^{3}$ | Binary Coded Decimal | Voltage | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC85C-CCD-I ${ }^{3}$ | Binary Coded Decimal | Current | Hybrid | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC85-CCD-V ${ }^{3}$ | Binary Coded Decimal | Voltage | Hybrid | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC85-CCD-I ${ }^{3}$ | Binary Coded Decimal | Current | Hybrid | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 4$ LSB | DH-24A |
| ADDAC85MILCBII8 | Binary | Current | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC85MILCBIV8 | Binary | Voltage | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC87-CBI-V ${ }^{3}$ | Binary | Voltage | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC87-CBI-I ${ }^{3}$ | Binary | Current | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC87-CBII883 | Binary | Current | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |
| ADDAC87-CBIV883 | Binary | Voltage | Hybrid | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB | DH-24A |

## NOTES

${ }^{1}$ For outline information see Package Information section.
${ }^{2}$ Z-Suffix devices guarantee performance of 0 V to +5 V and $\pm 5 \mathrm{~V}$ spans with minimum supply voltages of $\pm 11.4 \mathrm{~V}$.
${ }^{3}$ These models have been discontinued. This is for historical information only.

## PRODUCT OFFERING

Analog Devices has developed a number of technologies to support products within the data acquisition market. In serving the market new products are implemented with the technology best suited to the application. The DAC80 series of products was first implemented in hybrid form and now it is available in a single monolithic chip. We will provide both the hybrid and monolithic versions of the family so that in existing designs changes to documentation or product qualification will not have to be done. Specifications and ordering information for both versions are delineated in this data sheet.

## DIGITAL INPUT CODES

The ADDAC80 Series accepts complementary digital input code in binary (CBI) format. The CBI model may be connected by the user for anyone of three complementary codes: CSB, COB or CTC.

Table I. Digital Input Codes

| Digital Input | Analog Input |  |  |
| :--- | :--- | :--- | :--- |
|  | CSB <br> Compl. | COB <br> Compl. <br> Straight <br> Offset <br> Binary | CTC <br> Compl. <br> Two's <br> Binary |
| $\mathbf{C o m p l}$ | LSB | Compl. |  |
| 00000000000 | +Full-Scale | +Full-Scale | -1 LSB |
| 100000000000 | +1/2 Full-Scale | Zero | -Full-Scale |
| 111111111111 | Zero | -1 LSB | +Full-Scale |

${ }^{*}$ Invert the MSB of the COB code with an external inverter to obtain CTC code.

## ADDAC80/ADDAC85/ADDAC87

## ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected. Linearity error is specified over its entire temperature range. This means that the analog output will not vary by more than its maximum specification, from an ideal straight line drawn between the end points (inputs all " 1 "s and all " 0 "s) over the specified temperature range.
Differential linearity error of a $\mathrm{D} / \mathrm{A}$ converter is the deviation from an ideal 1 LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1 / 2$ LSB means that the output voltage step sizes can range from $1 / 2$ LSB to $11 / 2$ LSB when the input changes from one adjacent input state to the next.

## DRIFT

## Gain Drift

A measure of the change in the full scale range output over temperature expressed in parts per million of full scale range per ${ }^{\circ} \mathrm{C}$ (ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ). Gain drift is established by: 1) testing the end point differences for each ADDAC80 model at the lowest operating temperature, $25^{\circ} \mathrm{C}$ and the highest operating temperature; 2) calculating the gain error with respect to the $25^{\circ} \mathrm{C}$ value and; 3 ) dividing by the temperature change.

## Offset Drift

A measure of the actual change in output with all " 1 "s on the input over the specified temperature range. The maximum change in offset is referenced to the offset at $25^{\circ} \mathrm{C}$ and is divided by the temperature range. This drift is expressed in parts per million of full scale range per ${ }^{\circ} \mathrm{C}$ ( ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ).

## SETTLING TIME

Settling time for each model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.

## Voltage Output Models

Three settling times are specified to $0.01 \%$ of full scale range (FSR); two for maximum full scale range changes of $20 \mathrm{~V}, 10 \mathrm{~V}$ and one for a 1 LSB change. The 1 LSB change is measured at the major carry ( $0111 \ldots 11$ to $1000 \ldots 00$ ), the point at which the worst case settling time occurs. The settling time characteristic depends on the compensation capacitor selected, the optimum value is 25 pF as shown in Figure 3a.

## Current Output Models

Two settling times are specified to $\pm 0.01 \%$ of FSR. Each is given for current models connected with two different resistive loads: $10 \Omega$ to $100 \Omega$ and $1000 \Omega$ to $1875 \Omega$. Internal resistors are provided for connecting nominal load resistances of approximately $1000 \Omega$ to $1800 \Omega$ for output voltage ranges of $\pm 1 \mathrm{~V}$ and 0 V to -2 V .


Figure 3a. Voltage Model Settling Time Circuit


Figure 3b. Voltage Model Settling Time $C_{F}=25 p F$

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages.

## REFERENCE SUPPLY

All models are supplied with an internal 6.3 V reference voltage supply. This voltage (Pin 24) is accurate to $\pm 1 \%$ and must be connected to the Reference Input (Pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5 mA . An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations. All gain adjustments should be made under constant load conditions.

## ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 4. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient. The input reference current to the $\mathrm{DAC}, \mathrm{I}_{\mathrm{REF}}$, is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current, $\mathrm{I}_{\mathrm{DAC}}$, which is a function of the digital input codes, is designed to track $\mathrm{I}_{\text {REF }}$; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor, $\mathrm{R}_{\mathrm{BP}}$, and gain setting resistor, $\mathrm{R}_{\text {GAIN }}$, also have temperature coefficients that contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.


Figure 4. Bipolar Configuration
There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.
Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input that calls for zero output to a point that is defined as full-scale. A specification for total error over temperature assumes that both the zero and full-scale points have been trimmed for zero error at $25^{\circ} \mathrm{C}$. Total error is normally expressed as a percentage of the full-scale range. In the bipolar situation, this means the total range from $-\mathrm{V}_{\mathrm{FS}}$ to $+\mathrm{V}_{\mathrm{FS}}$.
Several new design concepts not previously used in DAC80-type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried Zener diode reference element results in superior wide temperature range performance. The gain setting resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.

## MONOTONICITY AND LINEARITY

The initial linearity error of $\pm 1 / 2$ LSB max and the differential linearity error of $\pm 3 / 4$ LSB max guarantee monotonic performance over the specified range. It can therefore be assumed that linearity errors are insignificant in computation of total temperature errors.

## UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 5. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in $\mathrm{R}_{\text {GAIN }}$ relative to the DAC resistors.

## BIPOLAR RANGE ERRORS

The analysis is slightly more complex in the bipolar mode. In this mode $R_{B P}$ is connected to the summing node of the output amplifier (see Figure 4) to generate a current that exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in $\mathrm{I}_{\text {REF }}$ and thus $\mathrm{I}_{\mathrm{DAC}}$, so that $\mathrm{I}_{\mathrm{DAC}}$ will always be exactly balanced by $\mathrm{I}_{\mathrm{BP}}$ with the MSB turned on. This effect is shown in Figure 5. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts previously discussed will have the same effect on the bipolar offset. A mismatch of $\mathrm{R}_{\mathrm{BP}}$ to the DAC resistors is usually the largest component of bipolar drift, but in the ADDAC80 this error is held to $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full-scale drift, but again is held to $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max.


Figure 5. Unipolar and Bipolar Drifts

## USING THE ADDAC80 SERIES POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams. These capacitors ( $1 \mu \mathrm{~F}$ electrolytic recommended) should be located close to the ADDAC80. Electrolytic capacitors, if used, should be paralleled with $0.01 \mu \mathrm{~F}$ ceramic capacitors for optimum high frequency performance.

## EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external OFFSET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less. The $3.9 \mathrm{M} \Omega$ and $10 \mathrm{M} \Omega$ resistors ( $20 \%$ carbon or better) should be located close to the ADDAC80 to prevent noise pickup. If it is not convenient to use these high-value resistors, a functionally equivalent " T " network, as shown in Figure 8 may be substituted in each case. The gain adjust (Pin 23) is a high impedance point and a $0.01 \mu \mathrm{~F}$ ceramic capacitor should be connected from this pin to common to prevent noise pickup.

## ADDAC80/ADDAC85/ADDAC87



Figure 6. External Adjustment and Voltage Supply Connection Diagram, Current Model

## Offset Adjustment

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 V , the maximum negative output voltage is -10 V . See Table II for corresponding codes.

## Gain Adjustment

For either unipolar or bipolar configurations, apply the digital


Figure 7. External Adjustment and Voltage Supply Connection Diagram, Voltage Model input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages.

Table II. Digital Input Analog Output

| Digital Input | $\square$ Analog Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 12-Bit Resolution | Voltage* |  | Current |  |
| MSB LSB | 0 to +10 V | $\pm 10 \mathrm{~V}$ | 0 to -2 mA | $\pm 1 \mathrm{~mA}$ |
| 000000000000 | +9.9976 V | +9.9951 V | $-1.9995 \mathrm{~mA}$ | $-0.9995 \mathrm{~mA}$ |
| 011111111111 | +5.0000 V | 0.0000 V | $-1.0000 \mathrm{~mA}$ | 0.0000 mA |
| 100000000000 | $+4.9976 \mathrm{~V}$ | 4.88 mV | $-0.9995 \mathrm{~mA}$ | $+0.0005 \mathrm{~mA}$ |
| 111111111111 | 0.0000 V | -10.0000 V | 0.0000 mA | $-1.00 \mathrm{~mA}$ |
| 1 LSB | 2.44 mV | -0.0049 V | $0.488 \mu \mathrm{~A}$ | $0.488 \mu \mathrm{~A}$ |

[^0]
## VOLTAGE OUTPUT MODELS

Internal scaling resistors provided in the ADDAC80 may be connected to produce bipolar output voltage ranges of $\pm 10 \mathrm{~V}$, $\pm 5 \mathrm{~V}$ or $\pm 2.5 \mathrm{~V}$ or unipolar output voltage ranges of 0 V to +5 V or 0 V to +10 V (see Figure 9).


Figure 9. Output Amplifier Voltage Range Scaling Circuit
Gain and offset drift are minimized in the ADDAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full-scale range change: $4 \mu \mathrm{~s}$ for a $10 \mathrm{k} \Omega$ feedback resistor; $3 \mu \mathrm{~s}$ for a $5 \mathrm{k} \Omega$ feedback resistor when using the compensation capacitor shown in Figure 3a.

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 10 and 11. External R $\mathrm{LS}_{\mathrm{LS}}$ resistors are required to produce exactly 0 V to -2 V or $\pm 1 \mathrm{~V}$ output. TCR of these resistors should be $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less to maintain the ADDAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.


Figure 10. Internal Scaling Resistors


Figure 11. ADDAC80 Current Model Equivalent Output Circuit Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of $\pm 1 \mathrm{~V}$ or 0 V to -2 V . These resistors ( $\mathrm{R}_{\mathrm{LI}} \mathrm{TCR}=20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) are an integral part of the ADDAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external $\mathrm{R}_{\mathrm{L}}$ (or $\mathrm{R}_{\mathrm{F}}$ ) resistors should have a TCR of $\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less to minimize drift. This will typically add $\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+$ the TCR of $\mathrm{R}_{\mathrm{L}}$ (or $\mathrm{R}_{\mathrm{F}}$ ) to the total drift.

Table III. Output Voltage Range Connections, Voltage Model ADDAC80

| Output <br> Range | Digital <br> Input Codes | Connect <br> Pin 15 to | Connect <br> Pin 17 to | Connect <br> Pin 19 to | Connect <br> Pin 16 to |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 20 | 15 | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 20 | NC | 24 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 20 | 20 | 24 |
| 0 V to 10 V | CSB | 18 | 21 | NC | 24 |
| 0 V to 5 V | CSB | 18 | 21 | 20 | 24 |
| 0 V to 10 V | CCD | 19 | NC | 15 | 24 |

> NC = No Connect

## DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}},+\mathrm{R}_{\mathrm{LS}}$, connected as shown in Figure 12 will generate a voltage range, $\mathrm{V}_{\mathrm{OUT}}$, determined by:

$$
\begin{equation*}
V_{\text {OUT }}=-2 m A\left(\frac{6.6 k \Omega \times R_{L}}{6.6 k \Omega+R_{L}}\right) \tag{1}
\end{equation*}
$$

where $R_{L} \max =1.54 \mathrm{k} \Omega$ and $V_{\text {OUT }} \max =-2.5 \mathrm{~V}$
To achieve specified drift, connect the internal scaling resistor ( $\mathrm{R}_{\mathrm{LI}}$ ) as shown in Table IV to an external metal film trim resistor $\left(\mathrm{R}_{\mathrm{LS}}\right)$ to provide full scale output voltage range of 0 V to -2 V . With $\mathrm{R}_{\mathrm{LS}}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=-1.69 \mathrm{~V}$.


Figure 12. Equivalent Circuit ADDAC80-CBI-I Connected for Unipolar Voltage Output with Resistive Load

## ADDAC80/ADDAC85/ADDAC87

## DRIVING A RESISTOR LOAD BIPOLAR

The equivalent output circuit for a bipolar output voltage range is shown in Figure 13, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LS}}$. $\mathrm{V}_{\text {OUT }}$ is determined by:

$$
\begin{equation*}
V_{O U T}= \pm 1 \mathrm{~mA}\left(\frac{R_{L} \times 3.22 \mathrm{k} \Omega}{R_{L}+3.22 \mathrm{k} \Omega}\right) \tag{2}
\end{equation*}
$$

where $R_{L} \max =11.18 \mathrm{k} \Omega$ and $V_{\text {OUT }} \max = \pm 2.5 \mathrm{~V}$
To achieve specified drift, connect the internal scaling resistors ( $\mathrm{R}_{\mathrm{LI}}$ ) as shown in Table IV for the COB or CTC codes and add an external metal film resistor $\left(\mathrm{R}_{\mathrm{LS}}\right)$ in series to obtain a full scale output range of $\pm 1 \mathrm{~V}$. In this configuration, with $\mathrm{R}_{\mathrm{LS}}$ equal to zero, the full scale range will be $\pm 0.874 \mathrm{~V}$.


Figure 13. ADDAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load

## DRIVING AN EXTERNAL OP AMP

The current model ADDAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 14,

$$
\begin{equation*}
V_{O U T}=I_{\text {OUT }} \times R_{F} \tag{3}
\end{equation*}
$$

where $\mathrm{I}_{O U T}$ is the ADDAC80 output current and $R_{F}$ is the feedback resistor. Using the internal feedback resistors of the current model ADDAC80 provides output voltage ranges the same as the voltage model ADDAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 14.

*FOR FAST SETTLING TIME
Figure 14. External Op Amp Using Internal Feedback Resistors

## OUTPUT LARGER THAN 20 V RANGE

For output voltage ranges larger than $\pm 10 \mathrm{~V}$, a high voltage op amp may be employed with an external feedback resistor. Use $I_{\text {OUt }}$ values of $\pm 1 \mathrm{~mA}$ for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 15). Use protection diodes when a high voltage op amp is used.
The feedback resistor, $\mathrm{R}_{\mathrm{F}}$, should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between $\mathrm{R}_{\mathrm{F}}$ and the internal scaling resistor network. This will typically add $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}+\mathrm{R}_{\mathrm{F}}$ drift to total drift.


Figure 15. External Op Amp Using External Feedback Resistors

Table IV. Current Model/Resistive Load Connections

|  |  |  | 1\% <br> Metal Film <br> External | $\mathbf{R}_{\mathbf{L I}}$ Connections |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table V. External Op Amp Voltage Mode Connections

| Output <br> Range | Digital <br> Input Codes | Connect <br> A to | Connect <br> Pin 17 to | Connect <br> Pin 19 to | Connect <br> Pin 16 to |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 19 | 15 | A | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 18 | 15 | NC | 24 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 18 | 15 | 15 | 24 |
| 0 V to 10 V | CSB | 18 | 21 | NC | 24 |
| 0 V to 5 V | CSB | 18 | 21 | 15 | 24 |

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 24-Lead Plastic DIP (N-24A)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS: INCH DIMENSIONS ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ARE ROUNDEDE
ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN


NOTES

1. INDEX AREA; A NOTCH OR A LEAD ONE IDENTIFICATION MARK IS LOCATED ADJACENT TO LEAD ONE.
2. THE MINIMUM LIMIT FOR DIMENSION MAY BE 0.023 " $(0.58 \mathrm{~mm})$ FOR ALL FOUR CORNER LEADS ONLY.
3. DIMENSION SHALL BE MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
4. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVERRUN.
5. APPLIES TO ALL FOUR CORNERS.
6. ALL LEADS - INCREASE MAXIMUM LIMIT BY $0.003^{\prime \prime}(0.08 \mathrm{~mm})$ MEASURED AT THE CENTER OF THE FLAT, WHEN HOT SOLDER DIP LEAD FINISH IS APPLIED.
7. TWENTY TWO SPACES
8. CONTROLLING DIMENSIONS ARE IN MILLIMETERS. INCH DIMENSIONS ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

24-Lead Side Brazed Ceramic DIP for Hybrid (DH-24A)


NOTES

1. INDEX AREA; A NOTCH OR A LEAD ONE IDENTIFICATION MARK IS LOCATED ADJACENT TO LEAD ONE.
2. THE MINIMUM LIMIT FOR DIMENSION MAY BE $0.023^{\prime \prime}(0.58 \mathrm{~mm})$ FOR ALL FOUR CORNER LEADS ONLY.
3. DIMENSION SHALL BE MEASURED FROM THE SEATING PLANE TO THE BASE PLANE.
4. THE BASIC PIN SPACING IS $0.100 "(2.54 \mathrm{~mm})$ BETWEEN CENTERLINES.
5. APPLIES TO ALL FOUR CORNERS.
6. SHALL BE MEASURED AT THE CENTERLINE OF THE LEADS.
7. TWENTY TWO SPACES.
8. CONTROLLING DIMENSIONS ARE IN MILLIMETERS: INCH DIMENSIONS ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Revision History
Location
Data Sheet changed from REV. A to REV. B.
Update OUTLINE DIMENSION drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
5962-8871903MYA 5962-8876601LA 5962-89697013A 5962-89932012A PM7545FPCZ AD664TE/883B AD9162BBCA AD5449YRUZ-
REEL7 AD664AJ AD664BJ AD7534JPZ TCC-103A-RT 057536E 5962-87700012A 5962-89657023A 702423BB AD664BE
MAX5801AUB+ AD9121BCPZRL MAX5110GTJ+ MAX5702BAUB+ DS4412U+T\&R MAX5364EUT+T MAX5858AECM+D AD5821ABCBZ-REEL7 MX7528KP+ MAX5858ECM+D MAX5138BGTE+T MAX5856AECM+D MX7528JP+ TCC-303A-RT MAX5139GTE+T MAX5112GTJ+ DS3911T+T MAX5805BAUB+T MAX5705BAUB+T MAX5715BAUD+T MAX5825AWP+T MAX5105EEP+T AD5413BCPZ AD5721BRUZ-RL7 DAC8229FSZ-REEL MCP47FEB08-20E/ST MCP47FVB28-20E/ST AD5677RBCPZ-1 AD5677RBCPZ-2 MCP48FVB04-20E/ST MCP48FEB24-20E/ST MCP48FVB08-20E/ST MCP48FEB28-20E/ST


[^0]:    *To obtain values for other binary ranges 0 to 5 V range: divide 0 to 10 values by $2 ; \pm 5 \mathrm{~V}$ range: divide $\pm 10 \mathrm{~V}$ range values by $2 ; \pm 2.5 \mathrm{~V}$ range: divide $\pm 10 \mathrm{~V}$ range values by 4 .

