

# Phase Detector/Frequency Synthesizer

Enhanced Product ADF4002-EP

#### **FEATURES**

400 MHz bandwidth
2.7 V to 3.3 V power supply
Separate charge pump supply (V<sub>P</sub>) allows extended tuning voltage in 3 V systems
Programmable charge pump currents
3-wire serial interface
Analog and digital lock detect
Hardware and software power-down mode
104 MHz phase frequency detector

#### **ENHANCED PRODUCT FEATURES**

Supports defense and aerospace applications (AQEC standard)
Military temperature range: -55°C to +125°C
Controlled manufacturing baseline
One assembly/test site
One fabrication site
Product change notification
Qualification data available on request

#### **APPLICATIONS**

Clock conditioning Clock generation IF LO generation

#### **GENERAL DESCRIPTION**

The ADF4002-EP frequency synthesizer is used to implement local oscillators in the upconversion and downconversion sections of wireless receivers and transmitters. It consists of a low noise digital phase frequency detector (PFD), a precision charge pump, a programmable reference divider, and a programmable N divider. The 14-bit reference counter (R counter) allows selectable REF1N frequencies at the PFD input. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and voltage controlled oscillator (VCO). In addition, by programming R and N to 1, the part can be used as a standalone PFD and charge pump.

Additional application and technical information can be found in the ADF4002 data sheet.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **TABLE OF CONTENTS**

Features	1
Enhanced Product Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Timing Characteristics	4
REVISION HISTORY	
9/2018—Rev. 0 to Rev. A	
Changes to Features Section	1
Added Enhanced Product Features Section	1
Changes to Figure 4 and Figure 5	7
Changes to Ordering Guide	a

11/2010—Revision 0: Initial Version

Absolute Maximum Ratings
Thermal Characteristics
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Outline Dimensions
Ordering Guide

Enhanced Product ADF4002-EP

### **SPECIFICATIONS**

 $AV_{DD} = DV_{DD} = 3~V \pm 10\%$ ,  $AV_{DD} \le V_P \le 5.5~V$ , AGND = DGND = CPGND = 0~V,  $R_{SET} = 5.1~k\Omega$ , dBm referred to  $50~\Omega$ ,  $T_A = T_{MAX}$  to  $T_{MIN}$ , unless otherwise noted. Operating temperature range is  $-55^{\circ}C$  to  $+125^{\circ}C$ .

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
RF CHARACTERISTICS		·-			
RF Input Sensitivity	-10		0	dBm	
RF Input Frequency (RF <sub>IN</sub> )	5		400	MHz	For RF <sub>IN</sub> $<$ 5 MHz, ensure slew rate (SR) $>$ 4 V/ $\mu$ s
REF <sub>IN</sub> CHARACTERISTICS					
REF <sub>IN</sub> Input Frequency	20		300	MHz	For REF <sub>IN</sub> < 20 MHz, ensure SR > 50 V/μs
REF <sub>IN</sub> Input Sensitivity <sup>1</sup>	0.8		$AV_DD$	V p-p	Biased at AV <sub>DD</sub> /2 (ac coupling ensures AV <sub>DD</sub> /2 bias
REF <sub>IN</sub> Input Capacitance			10	pF	
REF <sub>IN</sub> Input Current			±100	μA	
PHASE FREQUENCY DETECTOR (PFD)					
Phase Detector Frequency <sup>2</sup>			104	MHz	ABP[2:1] = 00 (2.9 ns antibacklash pulse width)
CHARGE PUMP					Programmable
I <sub>CP</sub> Sink/Source					
High Value		5		mA	$R_{SET} = 5.1 \text{ k}\Omega$
Low Value		625		μΑ	
Absolute Accuracy		2.5		%	$R_{SET} = 5.1 \text{ k}\Omega$
R <sub>SET</sub> Range	3.0		11	kΩ	
I <sub>CP</sub> Three-State Leakage		1		nA	T <sub>A</sub> = 25°C
I <sub>CP</sub> <b>vs. V</b> <sub>CP</sub>		1.5		%	$0.5 \text{ V} \le V_{CP} \le (V_P - 0.5 \text{ V})$
Sink and Source Current Matching		2		%	$0.5 \text{ V} \le V_{CP} \le (V_P - 0.5 \text{ V})$
I <sub>CP</sub> vs. Temperature		2		%	$V_{CP} = V_P/2$
LOGIC INPUTS					
Input High Voltage, V <sub>IH</sub>	1.4			V	
Input Low Voltage, V <sub>IL</sub>			0.6	V	
Input Current, I <sub>INH</sub> , I <sub>INL</sub>			±1	μΑ	
Input Capacitance, C <sub>IN</sub>			10	pF	
LOGIC OUTPUTS					
Output High Voltage, V <sub>он</sub>	1.4			V	Open-drain output, 1 kΩ pull-up resistor to 1.8 V
	DV <sub>DD</sub> – 0	0.4		V	CMOS output
Output High Current, IoH			100	μΑ	
Output Low Voltage, Vol			0.4	V	$I_{OL} = 500 \mu\text{A}$
POWER SUPPLIES					
$AV_{\mathtt{DD}}$	2.7		3.3	V	
$DV_{DD}$	$AV_{DD}$			V	
$V_P$	$AV_{DD}$		5.5	V	$AV_{DD} \le V_P \le 5.5 \text{ V}$
$I_{DD}^{3} (AI_{DD} + DI_{DD})$		5.0	6.0	mA	
$I_{P}$			0.4	mA	$T_A = 25$ °C
Power-Down Mode		1		μΑ	Al <sub>DD</sub> + Dl <sub>DD</sub>
NOISE CHARACTERISTICS					
Normalized Phase Noise Floor (PN <sub>SYNTH</sub> ) <sup>4, 5</sup>		-222		dBc/Hz	PLL loop bandwidth = 500 kHz
Normalized 1/f Noise (PN <sub>1_f</sub> ) <sup>4,6</sup>		-119		dBc/Hz	Measured at 10 kHz offset; normalized to 1 GHz

 $<sup>^{1}</sup>$  AV<sub>DD</sub> = DV<sub>DD</sub> = 3 V.

<sup>&</sup>lt;sup>2</sup> Guaranteed by design. Sample tested to ensure compliance.

 $<sup>^3</sup>$  T<sub>A</sub> =  $25^{\circ}$ C; AV $_{DD}$  = DV $_{DD}$  = 3 V; RF $_{IN}$  = 350 MHz. The current for any other setup (25°C, 3.0 V) in mA is given by 2.35 + 0.0046 (REF $_{IN}$ ) + 0.0062 (RF); RF frequency and REF $_{IN}$  frequency in MHz.

<sup>&</sup>lt;sup>4</sup> All phase noise measurements were performed with a Rohde & Schwarz FSUP26 phase noise test system using the EVAL-ADF4002EBZ1 evaluation board and the ultralow noise, 100 MHz OCXO from Wenzel (Part No. 501-16843) as the PLL reference.

<sup>&</sup>lt;sup>5</sup> The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N divider value) and  $10logf_{PFD}$ .  $PN_{SYNTH} = PN_{TOT} - 10logf_{PFD} - 20logN$ .

<sup>&</sup>lt;sup>6</sup> The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency (f<sub>RF</sub>) and at a frequency offset (f) is given by PN = P<sub>1\_f</sub> + 10log(10 kHz/f) + 20log(f<sub>RF</sub>/1 GHz). Both the normalized phase noise floor and the flicker noise are modeled in ADIsimPLL.

#### **TIMING CHARACTERISTICS**


 $AV_{DD} = DV_{DD} = 3~V \pm 10\%$ ,  $AV_{DD} \le V_P \le 5.5~V$ , AGND = DGND = CPGND = 0~V,  $R_{SET} = 5.1~k\Omega$ , dBm referred to  $50~\Omega$ ,  $T_A = T_{MAX}$  to  $T_{MIN}$ , unless otherwise noted. Operating temperature range is  $-55^{\circ}C$  to  $+125^{\circ}C$ .

Table 2.

Parameter	Limit <sup>1</sup>	Unit	Description
t <sub>1</sub>	10	ns min	DATA to CLK setup time
t <sub>2</sub>	10	ns min	DATA to CLK hold time
$t_3$	25	ns min	CLK high duration
t <sub>4</sub>	25	ns min	CLK low duration
<b>t</b> <sub>5</sub>	10	ns min	CLK to LE setup time
t <sub>6</sub>	20	ns min	LE pulse width

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, but not production tested.

#### **Timing Diagram**



Rev. A | Page 4 of 8

Enhanced Product ADF4002-EP

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Table 3.		
Parameter	Rating	
AV <sub>DD</sub> to GND <sup>1</sup>	−0.3 V to +3.6 V	
$AV_{DD}$ to $DV_{DD}$	−0.3 V to +0.3 V	
$V_P$ to $GND^1$	−0.3 V to +5.8 V	
$V_P$ to $AV_{DD}$	−0.3 V to +5.8 V	
Digital I/O Voltage to GND <sup>1</sup>	$-0.3 \text{ V to DV}_{DD} + 0.3 \text{ V}$	
Analog I/O Voltage to GND <sup>1</sup>	$-0.3 \text{ V to V}_{P} + 0.3 \text{ V}$	
REF <sub>IN</sub> , RF <sub>IN</sub> A, RF <sub>IN</sub> B to GND <sup>1</sup>	$-0.3 \text{ V to AV}_{DD} + 0.3 \text{ V}$	
Operating Temperature Range		
Industrial	−55°C to +125°C	
Storage Temperature Range	−65°C to +125°C	
Maximum Junction Temperature	150°C	
Lead Temperature, Soldering		
Vapor Phase (60 sec)	215°C	
Infrared (15 sec)	220°C	
Transistor Count		
CMOS	6425	
Bipolar	303	

<sup>&</sup>lt;sup>1</sup> GND = AGND = DGND = CPGND = 0 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

#### THERMAL CHARACTERISTICS

**Table 4. Thermal Impedance** 

Package Type	$\theta_{JA}$	Unit
TSSOP (RU-16)	150.4	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration (Top View)

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description			
1 R <sub>SET</sub>		Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The nominal voltage potential at the R <sub>SET</sub> pin is 0.66 V. The relationship between I <sub>CP</sub> and R <sub>SET</sub> is $I_{CPMAX} = \frac{25.5}{R_{SET}}$			
		where $R_{SET} = 5.1 \text{ k}\Omega$ and $I_{CPMAX} = 5 \text{ mA}$ .			
2	СР	Charge Pump Output. When enabled, this output provides $\pm I_{CP}$ to the external loop filter that, in turn, drives the external VCO.			
3	CPGND	Charge Pump Ground. This is the ground return path for the charge pump.			
4	AGND	Analog Ground. This is the ground return path of the RF input.			
5	RF <sub>IN</sub> B	Complementary Input to the RF Input. This pin must be decoupled to the ground plane with a small byp capacitor, typically 100 pF.			
6	RF <sub>IN</sub> A	Input to the RF Input. This small-signal input is ac-coupled to the external VCO.			
7	$AV_DD$	Analog Power Supply. This can range from 2.7 V to 3.3 V. Decoupling capacitors to the analog ground plan should be placed as close as possible to the AV <sub>DD</sub> pin. AV <sub>DD</sub> must be the same value as DV <sub>DD</sub> .			
8	REF <sub>IN</sub>	Reference Input. This CMOS input has a nominal threshold of $AV_{DD}/2$ and a dc equivalent input resistance of 100 k $\Omega$ . This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.			
9	DGND	Digital Ground.			
10	CE	Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state mode. Taking this pin high powers up the device, depending on the status of the Power-Down Bit PD1			
11	CLK	Serial Clock Input. The serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.			
12	DATA	Serial Data Input. The serial data is loaded MSB first; the two LSBs are the control bits. This input is a high impedance CMOS input.			
13	LE	Load Enable. When LE goes high, the data stored in the shift registers is loaded into one of the four latcher the latch is selected using the control bits. This input is a high impedance CMOS input.			
14	MUXOUT	Multiplexer Output. This output allows the lock detect, the scaled RF, or the scaled reference frequency to be accessed externally.			
15	$DV_DD$	Digital Power Supply. This can range from 2.7 V to 3.3 V. Decoupling capacitors to the digital ground plane should be placed as close as possible to the DV <sub>DD</sub> pin. DV <sub>DD</sub> must be the same value as AV <sub>DD</sub> .			
16	V <sub>P</sub>	Charge Pump Power Supply. This should be greater than or equal to $AV_{DD}$ . In systems where $AV_{DD}$ is 3 V, $V_P$ can be set to 5.5 V and used to drive a VCO with a tuning voltage of up to 5 V.			

Enhanced Product ADF4002-EP

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. RF Input Sensitivity




Figure 5. RF Input Sensitivity, Low Frequency




Figure 6. Integrated Phase Noise (400 MHz, 1 MHz, 50 kHz)




Figure 7. Phase Noise (Referred to CP Output) vs. PFD Frequency





Figure 8. Reference Spurs (400 MHz, 1 MHz, 7 kHz)

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 9. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADF4002SRU-EP	−55°C to +125°C	16-Lead TSSOP	RU-16
ADF4002SRU-EP-RL7	−55°C to +125°C	16-Lead TSSOP	RU-16
ADF4002SRUZ-EP	−55°C to +125°C	16-Lead TSSOP	RU-16
ADF4002SRUZ-EP-RL7	−55°C to +125°C	16-Lead TSSOP	RU-16

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

8501BYLF 854S015CKI-01LF 8T33FS6221EPGI NB7V72MMNHTBG Si53314-B-GMR 4RCD0124KC0ATG P9090-0NLGI8
SY100EP33VKG 850S1201BGILF 8004AC-13-33E-125.00000X ISPPAC-CLK5520V-01T100C8P 4RCD0124KC0ATG8 854110AKILF
PI6C4931504-04LIE SI53305-B-GMR 83210AYLF NB6VQ572MMNG 4RCD0229KB1ATG PI6C4931502-04LIEX 8SLVD1212ANLGI
PI6C4931504-04LIEX AD9508BCPZ-REEL7 NBA3N200SDR2G 8T79S308NLGI SI53315-B-GMR NB7NQ621MMUTWG
49FCT3805DPYGI8 49FCT805BTPYG 49FCT805PYGI RS232-S5 542MILFT 6ES7390-1AF30-0AA0 74FCT3807PYGI SY89873LMG
SY89875UMG-TR 853S011BGILFT 853S9252BKILF 8P34S1102NLGI8 8T53S111NLGI CDCVF2505IDRQ1 CDCUA877ZQLT
CDCE913QPWRQ1 CDC2516DGGR 8SLVP2104ANBGI/W 8S73034AGILF LV5609LP-E 5T9950PFGI STCD2400F35F
74FCT3807QGI8 74FCT3807PYGI8