

# Low Capacitance, Low Charge Injection, $\pm 15 \text{ V/} + 12 \text{ V}$ iCMOS Quad SPST Switches

Enhanced Product ADG1212-EP

#### **FEATURES**

1 pF off capacitance
2.6 pF on capacitance
<1 pC charge injection
33 V supply range
120 Ω on resistance
Fully specified at ±15 V, +12 V
No V₁ supply required
3 V logic-compatible inputs
Rail-to-rail operation
16-lead TSSOP

Typical power consumption:  $<0.03 \mu W$ 

#### **ENHANCED PRODUCT FEATURES**

Supports defense and aerospace applications (AQEC standard)
Military temperature range: -55°C to +125°C
Controlled manufacturing baseline
1 assembly/test site
1 fabrication site
Product change notification
Qualification data available on request


#### **APPLICATIONS**

Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Video signal routing
Communication systems

### **GENERAL DESCRIPTION**

The ADG1212-EP is a monolithic complementary metal-oxide semiconductor (CMOS) device containing four independently selectable switches designed on an *i*CMOS\* (industrial CMOS) process. *i*CMOS is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

#### **FUNCTIONAL BLOCK DIAGRAM**



The ultralow capacitance and charge injection of this switch makes it an ideal solution for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth makes the part suitable for video signal switching.

*i*CMOS construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

The ADG1212-EP contains four independent single-pole/ single-throw (SPST) switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

Additional application and technical information can be found in the ADG1212 data sheet.

#### **PRODUCT HIGHLIGHTS**

- 1. Ultralow capacitance.
- 2. <1 pC charge injection.
- 3. 3 V logic compatible digital inputs:  $V_{IH}$  = 2.0 V,  $V_{IL}$  = 0.8 V.
- 4. No V<sub>L</sub> logic power supply required.
- 5. Ultralow power dissipation:  $< 0.03 \mu W$ .
- 6. 16-lead TSSOP package.

# **TABLE OF CONTENTS**

| Features   |
|--|
| Enhanced Product Features                                |
| Applications   |
| General Description                                      |
| Functional Block Diagram                                 |
| Product Highlights                                       |
| Revision History   |
| Specifications   |
| Dual Supply 3  |
| REVISION HISTORY   |
|  |
| 5/2018—Rev. A to Rev. B                                  |
| Change to Enhanced Product Features Section 1            |
| Changes to Ordering Guide                                |
| 7/2012—Rev. 0 to Rev. A                                  |
| Changed Operating Temperature Range from -40°C to +125°C |
| to -55°C to +125°C; Table 35                             |

| Single Supply                               | .4  |
|---|-----|
| Absolute Maximum Ratings                    |     |
| ESD Caution                                 |     |
| Pin Configuration and Function Descriptions | . ( |
| Typical Performance Characteristics         |     |
| Test Circuits                               |     |
| Outline Dimensions                          |     |
| Ordering Guide1                             |     |

11/2011—Revision 0: Initial Version

# **SPECIFICATIONS**

## **DUAL SUPPLY**

 $V_{\text{DD}}$  = 15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

| Parameter  | 25°C  | −40°C to<br>+85°C | −55°C to<br>+125°C                 | Unit         | Test Conditions/Comments   |  |
|--|-------|-------------------|------------------------------------|--------------|--|--|
| ANALOG SWITCH  |       |                   |                                    |              |  |  |
| Analog Signal Range                                      |       |                   | $V_{\text{DD}}$ to $V_{\text{SS}}$ | ٧            |  |  |
| On Resistance (Ron)                                      | 120   |                   |                                    | Ωtyp         | $V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$ ; see Figure 15                      |  |
|  | 190   | 230               | 260                                | Ωmax         | $V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$                               |  |
| On Resistance Match Between Channels (ΔR <sub>ON</sub> ) | 2.5   |                   |                                    | Ωtyp         | $V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$                                      |  |
|  | 6     | 10                | 11                                 | $\Omega$ max |  |  |
| On Resistance Flatness (R <sub>FLAT(ON)</sub> )          | 20    |                   |                                    | Ω typ        | $V_S = -5 \text{ V/0 V/+5 V; } I_S = -1 \text{ mA}$                                |  |
|  | 57    | 72                | 79                                 | $\Omega$ max |  |  |
| LEAKAGE CURRENTS   |       |                   |                                    |              | $V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$                               |  |
| Source Off Leakage, $I_s$ (Off)                          | ±0.02 |                   |                                    | nA typ       | $V_S = \pm 10 \text{ V}, V_D = \pm 10 \text{ V}; \text{ see Figure 11}$            |  |
|  | ±0.1  | ±0.6              | ±1                                 | nA max       |  |  |
| Drain Off Leakage, I <sub>D</sub> (Off)                  | ±0.02 |                   |                                    | nA typ       | $V_S = \pm 10 \text{ V}, V_D = \pm 10 \text{ V}; \text{ see Figure 11}$            |  |
|  | ±0.1  | ±0.6              | ±1                                 | nA max       |  |  |
| Channel On Leakage, ID, IS (On)                          | ±0.02 |                   |                                    | nA typ       | $V_S = V_D = \pm 10 \text{ V}$ ; see Figure 12                                     |  |
|  | ±0.1  | ±0.6              | ±1                                 | nA max       |  |  |
| DIGITAL INPUTS   |       |                   |                                    |              |  |  |
| Input High Voltage, V <sub>INH</sub>                     |       |                   | 2.0                                | V min        |  |  |
| Input Low Voltage, V <sub>INL</sub>                      |       |                   | 8.0                                | V max        |  |  |
| Input Current, I <sub>INL</sub> or I <sub>INH</sub>      | 0.005 |                   |                                    | μA typ       | $V_{IN} = V_{INL}$ or $V_{INH}$  |  |
|  |       |                   | ±0.1                               | μA max       |  |  |
| Digital Input Capacitance, C <sub>IN</sub>               | 2.5   |                   |                                    | pF typ       |  |  |
| DYNAMIC CHARACTERISTICS <sup>1</sup>                     |       |                   |                                    |              |  |  |
| t <sub>ON</sub>  | 65    |                   |                                    | ns typ       | $R_L = 300 \Omega, C_L = 35 pF$  |  |
|  | 80    | 95                | 110                                | ns max       | $V_S = 10 \text{ V}$ ; see Figure 18   |  |
| t <sub>OFF</sub>   | 80    |                   |                                    | ns typ       | $R_L = 300 \Omega, C_L = 35 pF$  |  |
|  | 100   | 115               | 135                                | ns max       | $V_S = 10 \text{ V}$ ; see Figure 18   |  |
| Charge Injection   | -0.3  |                   |                                    | pC typ       | $V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 19}$     |  |
| Off Isolation  | 80    |                   |                                    | dB typ       | $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 13                     |  |
| Channel-to-Channel Crosstalk                             | 90    |                   |                                    | dB typ       | $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 14                     |  |
| Total Harmonic Distortion + Noise                        | 0.15  |                   |                                    | % typ        | $R_L = 10 \text{ k}\Omega$ , 5 V rms, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 17 |  |
| −3 dB Bandwidth  | 1000  |                   |                                    | MHz typ      | $R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 16                                   |  |
| C <sub>s</sub> (Off)                                     | 0.9   |                   |                                    | pF typ       | $V_S = 0 \text{ V, } f = 1 \text{ MHz}$  |  |
|  | 1.1   |                   |                                    | pF max       | $V_S = 0 V, f = 1 MHz$   |  |
| $C_D$ (Off)  | 1     |                   |                                    | pF typ       | $V_S = 0 V, f = 1 MHz$   |  |
|  | 1.2   |                   |                                    | pF max       | $V_S = 0 \text{ V, } f = 1 \text{ MHz}$  |  |
| $C_D$ , $C_S$ (On)                                       | 2.6   |                   |                                    | pF typ       | $V_S = 0 V, f = 1 MHz$   |  |
|  | 3     |                   |                                    | pF max       | $V_S = 0 \text{ V, } f = 1 \text{ MHz}$  |  |
| POWER REQUIREMENTS                                       |       |                   |                                    |              | $V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$                               |  |
| $I_{DD}$   | 0.001 |                   |                                    | μA typ       | Digital inputs = $0 \text{ V or V}_{DD}$   |  |
|  |       |                   | 1.0                                | μA max       |  |  |
| I <sub>DD</sub>  | 220   |                   |                                    | μA typ       | Digital inputs = 5 V   |  |
|  |       |                   | 420                                | μA max       |  |  |
| I <sub>SS</sub>  | 0.001 |                   |                                    | μA typ       | Digital inputs = $0 \text{ V or V}_{DD}$   |  |
|  |       |                   | 1.0                                | μA max       |  |  |
| I <sub>SS</sub>  | 0.001 |                   |                                    | μA typ       | Digital inputs = 5 V   |  |
|  |       | ]                 | 1.0                                | μA max       |  |  |

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design, not subject to production test.

## **SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

| Parameter  | 25°C  | -40°C to<br>+85°C | −55°C to<br>+125°C | Unit    | Test Conditions/Comments   |
|--|-------|-------------------|--------------------|---------|--|
| ANALOG SWITCH  |       |                   |                    |         |  |
| Analog Signal Range                                      |       |                   | $0VtoV_{DD}$       | V       |  |
| On Resistance (R <sub>ON</sub> )                         | 300   |                   |                    | Ωtyp    | $V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA; see Figure } 15$               |
|  | 475   | 567               | 625                | Ω max   | $V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$  |
| On Resistance Match Between Channels (ΔR <sub>ON</sub> ) | 4.5   |                   |                    | Ωtyp    | $V_S = 0 \text{ V to } 10 \text{ V, } I_S = -1 \text{ mA}$                               |
|  | 12    | 26                | 27                 | Ω max   |  |
| On Resistance Flatness (R <sub>FLAT(ON)</sub> )          | 60    |                   |                    | Ωtyp    | $V_S = 3 \text{ V/6 V/9 V}, I_S = -1 \text{ mA}$   |
| LEAKAGE CURRENTS   |       |                   |                    |         | $V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$  |
| Source Off Leakage, Is (Off)                             | ±0.02 |                   |                    | nA typ  | $V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure } 11$ |
| -  | ±0.1  | ±0.6              | ±1                 | nA max  | _  |
| Drain Off Leakage, I <sub>D</sub> (Off)                  | ±0.02 |                   |                    | nA typ  | $V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure } 11$ |
| -  | ±0.1  | ±0.6              | ±1                 | nA max  |  |
| Channel On Leakage, ID, Is (On)                          | ±0.02 |                   |                    | nA typ  | $V_S = V_D = 1 \text{ V or } 10 \text{ V}$ ; see Figure 12                               |
| -  | ±0.1  | ±0.6              | ±1                 | nA max  | _  |
| DIGITAL INPUTS   |       |                   |                    |         |  |
| Input High Voltage, V <sub>INH</sub>                     |       |                   | 2.0                | V min   |  |
| Input Low Voltage, VINL                                  |       |                   | 0.8                | V max   |  |
| Input Current, I <sub>INL</sub> or I <sub>INH</sub>      | 0.001 |                   |                    | μA typ  | $V_{IN} = V_{INL}$ or $V_{INH}$  |
|  |       |                   | ±0.1               | μA max  |  |
| Digital Input Capacitance, C <sub>IN</sub>               | 3     |                   |                    | pF typ  |  |
| DYNAMIC CHARACTERISTICS <sup>1</sup>                     |       |                   |                    |         |  |
| ton  | 80    |                   |                    | ns typ  | $R_L = 300 \Omega, C_L = 35 pF$  |
|  | 105   | 125               | 140                | ns max  | $V_S = 8 V$ ; see Figure 18  |
| t <sub>OFF</sub>   | 90    |                   |                    | ns typ  | $R_L = 300 \Omega, C_L = 35 pF$  |
|  | 115   | 140               | 165                | ns max  | $V_S = 8 \text{ V}$ ; see Figure 18  |
| Charge Injection   | 0     |                   |                    | pC typ  | $V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 19}$           |
| Off Isolation  | 80    |                   |                    | dB typ  | $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 13                           |
| Channel-to-Channel Crosstalk                             | 90    |                   |                    | dB typ  | $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 14                           |
| –3 dB Bandwidth  | 900   |                   |                    | MHz typ | $R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 16   |
| C <sub>s</sub> (Off)                                     | 1.2   |                   |                    | pF typ  | $V_{S} = 6 V, f = 1 MHz$   |
|  | 1.4   |                   |                    | pF max  | $V_S = 6 V, f = 1 MHz$   |
| C <sub>D</sub> (Off)                                     | 1.3   |                   |                    | pF typ  | $V_S = 6 V, f = 1 MHz$   |
|  | 1.5   |                   |                    | pF max  | $V_S = 6 V, f = 1 MHz$   |
| $C_D$ , $C_S$ (On)                                       | 3.2   |                   |                    | pF typ  | $V_S = 6 \text{ V, } f = 1 \text{ MHz}$  |
|  | 3.9   |                   |                    | pF max  | $V_S = 6 V, f = 1 MHz$   |
| POWER REQUIREMENTS                                       |       |                   |                    |         | V <sub>DD</sub> = 13.2 V   |
| I <sub>DD</sub>  | 0.001 |                   |                    | μA typ  | Digital inputs = 0 V or V <sub>DD</sub>  |
|  |       |                   | 1.0                | μA max  |  |
| I <sub>DD</sub>  | 220   |                   |                    | μA typ  | Digital inputs = 5 V   |
|  |       |                   | 420                | μA max  |  |

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

| Parameter   | Rating  |
|---|---|
| V <sub>DD</sub> to V <sub>SS</sub>                                  | 35 V  |
| V <sub>DD</sub> to GND  | -0.3 V to +25 V   |
| V <sub>SS</sub> to GND  | +0.3 V to -25 V   |
| Analog Inputs <sup>1</sup>  | $V_{SS} - 0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$<br>or 30 mA, whichever<br>occurs first |
| Digital Inputs <sup>1</sup>   | GND – 0.3 V to<br>$V_{DD}$ + 0.3 V or 30 mA,<br>whichever occurs first                    |
| Peak Current, S or D  | 100 mA (pulsed at<br>1 ms, 10% duty cycle<br>maximum)                                     |
| Continuous Current per Channel, S or D                              | 25 mA   |
| Operating Temperature Range   | −55°C to +125°C   |
| Storage Temperature Range   | −65°C to +150°C   |
| Junction Temperature  | 150°C   |
| 16-Lead TSSOP, θ <sub>JA</sub> Thermal<br>Impedance (4-Layer Board) | 112°C/W   |
| Lead Temperature, Soldering   | As per JEDEC J-STD-020  |

<sup>&</sup>lt;sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating may be applied at any one time.

Table 4. ADG1212-EP Truth Table

| ADG1212-EP INx | Switch Condition |
|----------------|------------------|
| 1              | On               |
| 0              | Off              |

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 5. Pin Function Descriptions** 

| Pin No. | Mnemonic        | Description  |
|---------|-----------------|--|
| 1       | IN1             | Logic Control Input.                                 |
| 2       | D1              | Drain Terminal. This pin can be an input or output.  |
| 3       | S1              | Source Terminal. This pin can be an input or output. |
| 4       | V <sub>SS</sub> | Most Negative Power Supply Potential.                |
| 5       | GND             | Ground (0 V) Reference.                              |
| 6       | S4              | Source Terminal. This pin can be an input or output. |
| 7       | D4              | Drain Terminal. This pin can be an input or output.  |
| 8       | IN4             | Logic Control Input.                                 |
| 9       | IN3             | Logic Control Input.                                 |
| 10      | D3              | Drain Terminal. This pin can be an input or output.  |
| 11      | S3              | Source Terminal. This pin can be an input or output. |
| 12      | NC              | No Connection.                                       |
| 13      | $V_{DD}$        | Most Positive Power Supply Potential.                |
| 14      | S2              | Source Terminal. This pin can be an input or output. |
| 15      | D2              | Drain Terminal. This pin can be an input or output.  |
| 16      | IN2             | Logic Control Input.                                 |

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




Figure 8. Leakage Currents as a Function of Temperature, Dual Supply




Figure 9. Leakage Currents as a Function of Temperature, Single Supply




Figure 10.  $t_{ON}/t_{OFF}$  Times vs. Temperature

## **TEST CIRCUITS**




Figure 11. Off Leakage




Figure 12. On Leakage




Figure 13. Off Isolation




Figure 14. Channel-to-Channel Crosstalk




Figure 15. On Resistance




Figure 16. Bandwidth




Figure 17. THD + Noise




Figure 18. Switching Times





Figure 19. Charge Injection

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 20. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

## **ORDERING GUIDE**

| Model <sup>1</sup> | Temperature Range | Package Description                               | Package Option |
|--------------------|-------------------|---|----------------|
| ADG1212SRU-EP-RL7  | −55°C to +125°C   | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16          |
| ADG1212SRUZ-EP-RL7 | −55°C to +125°C   | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16          |

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part

**NOTES** 

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analogue Switch ICs category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLVAS4599DTT1G NLX2G66DMUTCG 425541DB 425528R 099044FB
NLAS5123MNR2G PI5A4599BCEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX
PI5A3166TAEX FSA634UCX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10
RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+
BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLAS3158MNR2G NLASB3157MTR2G TS3A4751PWR NLAS4157DFT2G
NLAS4599DFT2G NLAST4599DFT2G NLAST4599DTT1G DG300BDJ-E3 DG2503DB-T2-GE1 DG2502DB-T2-GE1
TC4W53FU(TE12L,F) 74HC2G66DC.125 ADG619BRMZ-REEL ADG1611BRUZ-REEL7 LTC201ACN#PBF 74LV4066DB,118
FSA2275AUMX