

8-Channel/4-Channel Fault-Protected Analog Multiplexers

ADG508F/ADG509F

FEATURES

All switches off with power supply off
Analog output of on channel clamped within power
supplies if an overvoltage occurs
Latch-up proof construction
Low on resistance (270 Ω typical)
Fast switching times
ton: 230 ns maximum

toFF: 130 ns maximum

Low power dissipation (3.3 mW maximum)

Fault and overvoltage protection (-40 V to +55 V)

Break-before-make construction

TTL and CMOS compatible inputs

APPLICATIONS

Existing multiplexer applications (both fault-protected and nonfault-protected)

New designs requiring multiplexer functions

GENERAL DESCRIPTION

The ADG508F and ADG509F are CMOS analog multiplexers, with the ADG508F comprising eight single channels and the ADG509F comprising four differential channels. These multiplexers provide fault protection. Using a series n-channel, p-channel, n-channel MOSFET structure, both device and signal source protection is provided in the event of an overvoltage or power loss. The multiplexer can withstand continuous overvoltage inputs from –40 V to +55 V. During fault conditions with power supplies off, the multiplexer input (or output) appears as an open circuit and only a few nanoamperes of leakage current will flow. This protects not only the multiplexer and the circuitry driven by the multiplexer, but also protects the sensors or signal sources that drive the multiplexer.

The ADG508F switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG509F switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on each device is used to enable or disable the device. When disabled, all channels are switched off.

FUNCTIONAL BLOCK DIAGRAMS





Figure 1.



PRODUCT HIGHLIGHTS

- Fault protection. The ADG508F/ADG509F can withstand continuous voltage inputs from -40 V to +55 V. When a fault occurs due to the power supplies being turned off, all the channels are turned off and only a leakage current of a few nanoamperes flows.
- 2. On channel saturates while fault exists.
- 3. Low Ron.
- 4. Fast switching times.
- Break-before-make switching. Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- 6. Trench isolation eliminates latch-up. A dielectric trench separates the p and n-channel MOSFETs thereby preventing latch-up.

TABLE OF CONTENTS

reatures	1
Applications	1
General Description	1
Functional Block Diagrams	1
Product Highlights	1
Revision History	2
Specifications	3
Dual Supply	3
Truth Tables	

Absolute Maximum Ratings	!
ESD Caution	
Pin Configuration and Function Descriptions	
Typical Performance Characteristics	
Terminology	
Theory of Operation	
Test Circuits	
Outline Dimensions	
Ordering Guide	1′

REVISION HISTORY

7/11—Rev. E to Rev. F

//II Revi E to Revi I
Deleted ADG528FUniversal
Changes to Features Section and General Description Section . $\boldsymbol{1}$
Changes to Specifications Section
Deleted Timing Diagrams Section
Changes to Table 4
Added Table 56
Added Table 6
Replaced Typical Performance Characteristics Section
Changes to Terminology Section
Changes to Figure 27 and Figure 28
Changes to Figure 3114
Changes to Theory of Operation Section
Updated Outline Dimensions
Changes to Ordering Guide
7/09—Rev. D: Rev. E
Updated FormatUniversal
Added TSSOP
Updated Outline Dimensions
Changes to Ordering Guide
4/01—Data Sheet Changed from Rev. C to Rev. D.
Changes to Ordering Guide
Changes to Specifications Table
Max Ratings Changed
Deleted 16-Lead Cerdip from Outline Dimensions 11
Deleted 18-Lead Cerdip from Outline Dimensions

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = +15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

		B Version		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range	$V_{SS} + 1.4$		V typ	Output open circuit
	V _{DD} - 1.4		V typ	
	V _{ss} + 2.2		V typ	Output loaded, 1 mA
	V _{DD} – 2.2		V typ	
Ron	270	350	Ωtyp	$-10 \text{ V} \le \text{V}_S \le +10 \text{ V}, \text{I}_S = 1 \text{ mA};$
		390	Ω max	V_{DD} = +15 V ± 10%, V_{SS} = -15 V ± 10% See Figure 21
Ron Drift	0.6		%/°C typ	$V_S = 0 \text{ V, } I_S = 1 \text{ mA}$
On-Resistance Match Between Channels, ΔR_{ON}	3		% max	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS				
Source Off Leakage Is (Off)	±0.02		nA typ	$V_D = \pm 10 \text{ V}, V_S = \mp 10 \text{ V};$
3 ,	±1	±50	nA max	See Figure 22
Drain Off Leakage I _D (Off)	±0.04		nA typ	$V_D = \pm 10 \text{ V}, V_S = \mp 10 \text{ V};$
ADG508F	±1	±60	nA max	See Figure 23
ADG509F	±1	±30	nA max	
Channel On Leakage I _D , I _S (On)	±0.04		nA typ	$V_S = V_D = \pm 10 \text{ V};$
ADG508F	±1	±60	nA max	See Figure 24
ADG509F	±1	±30	nA max	See Figure 2 1
FAULT	+		1	
Source Leakage Current Is (Fault)	±0.02		nA typ	$V_S = +55 \text{ V or } -40 \text{ V}, V_D = 0 \text{ V}, \text{ see Figure 25}$
(With Overvoltage)	±2	±2	μA max	15 120 101 10 1,000 0 1,000 13
Drain Leakage Current I _D (Fault)	±5		nA typ	$V_S = \pm 25 \text{ V}, V_D = \mp 10 \text{ V}, \text{ see Figure 23}$
(With Overvoltage)	±2		μA max	, , , , , , , , , , , , , , , , , , ,
Source Leakage Current I _s (Fault)			ļas tritas t	
(Power Supplies Off)	±1		nA typ	$V_S = \pm 25 \text{ V}, V_D = V_{EN} = A0, A1, A2 = 0 \text{ V}$
	±2		μA max	See Figure 26
DIGITAL INPUTS				_
Input High Voltage, V _{INH}		2.4	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current, l _{INL} or l _{INH}		±1	μA max	$V_{IN} = 0$ or V_{DD}
C _{IN} , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS ¹				
t transition	175		ns typ	$R_L = 1 M\Omega$, $C_L = 35 pF$;
	220	300	ns max	$V_{S1} = \pm 10 \text{ V}, V_{S8} = \mp 10 \text{ V}; \text{ see Figure 27}$
t _{OPEN}	90		ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$;
	60	40	ns min	V _s = 5 V; see Figure 28
t _{ON} (EN)	180		ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$;
	230	300	ns max	$V_s = 5 \text{ V}$; see Figure 29
t _{OFF} (EN)	100		ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$
,	130	150	1 97	- ,
t _{SETT} , Settling Time			ns max	$V_S = 5 V$; see Figure 29
0.1%		1	μs typ	$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$;
0.01%		2.5	μs typ	V _S = 5 V

		B Version		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
Charge Injection	15		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure } 30$
Off Isolation	93		dB typ	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, $f = 100 \text{ kHz}$; $V_S = 7 \text{ V rms}$; see Figure 31
C _s (Off)	3		pF typ	
C _D (Off)				
ADG508F	22		pF typ	
ADG509F	12		pF typ	
POWER REQUIREMENTS				
I _{DD}	0.05	0.2	mA max	$V_{IN} = 0 \text{ V or } 5 \text{ V}$
Iss	0.1	1	μA max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

TRUTH TABLES

Table 2. ADG508F Truth Table¹

A2	A1	A0	EN	On Switch	
X	Х	Х	0	None	_
0	0	0	1	1	
0	0	1	1	2	
0	1	0	1	3	
0	1	1	1	4	
1	0	0	1	5	
1	0	1	1	6	
1	1	0	1	7	
1	1	1	1	8	

 $^{^{1}}$ X = don't care.

Table 3. ADG509F Truth Table¹

A1	A0	EN	On Switch Pair
Χ	Х	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

 $^{^{1}}$ X = don't care.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C unless otherwise noted.

Table 4.

Table 4.	
Parameter	Rating
V _{DD} to V _{SS}	48 V
V_{DD} to GND	−0.3 V to +48 V
V _{SS} to GND	+0.3 V to -48 V
Digital Input, EN, Ax	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or}$ 20 mA, whichever occurs first
V_s , Analog Input Overvoltage with Power On ($V_{DD} = +15 \text{ V}$, $V_{ss} = -15 \text{ V}$)	V_{SS} – 25 V to V_{DD} + 40 V
V_s , Analog Input Overvoltage with Power Off ($V_{DD} = 0 \text{ V}$, $V_{SS} = 0 \text{ V}$)	-40 V to +55 V
Continuous Current, S or D	20 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty Cycle Max)	40 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
TSSOP	
$\theta_{\scriptscriptstyle JA}$, Thermal Impedance	112°C/W
Plastic DIP Package	
θ_{JA} , Thermal Impedance	
16-Lead	117°C/W
SOIC Package	
θ_{JA} , Thermal Impedance	
Narrow Body	77°C/W
Wide Body	75°C/W

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. ADG508F Pin Configuration

Table 5. ADG508F Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	Vss	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	S1	Source Terminal 1. This pin can be an input or an output.
5	S2	Source Terminal 2. This pin can be an input or an output.
6	S3	Source Terminal 3. This pin can be an input or an output.
7	S4	Source Terminal 4. This pin can be an input or an output.
8	D	Drain Terminal. This pin can be an input or an output.
9	S8	Source Terminal 8. This pin can be an input or an output.
10	S7	Source Terminal 7. This pin can be an input or an output.
11	S6	Source Terminal 6. This pin can be an input or an output.
12	S5	Source Terminal 5. This pin can be an input or an output.
13	V_{DD}	Most Positive Power Supply Potential.
14	GND	Ground (0 V) Reference.
15	A2	Logic Control Input.
16	A1	Logic Control Input.




Figure 4. ADG509F Pin Configuration

Table 6. ADG509F Pin Function Descriptions

Pin No.	Mnemonic	Description
1	A0	Logic Control Input.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	Vss	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	S1A	Source Terminal 1A. This pin can be an input or an output.
5	S2A	Source Terminal 2A. This pin can be an input or an output.
6	S3A	Source Terminal 3A. This pin can be an input or an output.
7	S4A	Source Terminal 4A. This pin can be an input or an output.
8	DA	Drain Terminal A. This pin can be an input or an output.
9	DB	Drain Terminal B. This pin can be an input or an output.
10	S4B	Source Terminal 4B. This pin can be an input or an output.
11	S3B	Source Terminal 3B. This pin can be an input or an output.
12	S2B	Source Terminal 2B. This pin can be an input or an output.
13	S1B	Source Terminal 1B. This pin can be an input or an output.
14	V_{DD}	Most Positive Power Supply Potential.
15	GND	Ground (0 V) Reference.
16	A1	Logic Control Input.

TYPICAL PERFORMANCE CHARACTERISTICS





Figure 5. On Resistance as a Function of V_D (V_S)






Figure 6. Source Input Leakage Current as a Function of V_s (Power Supplies Off) During Overvoltage Conditions




Figure 9. Source Input Leakage Current as a Function of V₅ (Power Supplies On) During Overvoltage Conditions




Figure 7. Drain Output Leakage Current as a Function of V_s (Power Supplies On) During Overvoltage Conditions




Figure 10. Leakage Currents as a Function of V_D (V_S)




Figure 11. Leakage Currents as a Function of Temperature




Figure 12. Switching Time vs. Dual Power Supply




Figure 13. Switching Time vs. Temperature




Figure 14. Off Isolation vs. Frequency, ± 15 V Dual Supply




Figure 15. Capacitance vs. Source Voltage




Figure 16. Charge Injection vs. Source Voltage

TERMINOLOGY

 V_{DD}

Most positive power supply potential.

Vss

Most negative power supply potential.

GND

Ground (0 V) reference.

Ron

Ohmic resistance between D and S.

Ron Drift

Percentage change in $R_{\rm ON}$ when temperature changes by one degree Celsius.

 ΔR_{ON}

 $\Delta R_{\rm ON}$ represents the difference between the $R_{\rm ON}$ of any two channels as a percentage of the maximum $R_{\rm ON}$ of those two channels.

Is (Off)

Source leakage current when the switch is off.

I_D (Off)

Drain leakage current when the switch is off.

 I_D , I_S (On)

Channel leakage current when the switch is on.

Is (Fault—Power Supplies On)

Source leakage current when exposed to an overvoltage condition.

ID (Fault—Power Supplies On)

Drain leakage current when exposed to an overvoltage condition.

Is (Fault—Power Supplies Off)

Source leakage current with power supplies off.

 $V_D(V_S)$

Analog Voltage on Terminals D, S.

Cs (Off)

Channel input capacitance for off condition.

C_D (Off)

Channel output capacitance for off condition.

 C_{IN}

Digital input capacitance.

ton (EN)

Delay time between the 50% and 90% points of the digital input and switch on condition.

toff (EN)

Delay time between the 50% and 90% points of the digital input and switch off condition.

tTRANSITION

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

LOPEN

Off time measured between 80% points of both switches when switching from one address state to another.

 $\mathbf{V}_{ ext{INI}}$

Maximum input voltage for Logic 0.

 V_{INH}

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$

Input current of the digital input.

Off Isolation

A measure of unwanted signal coupling through an off channel.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

 $I_{\rm DD}$

Positive supply current.

Iss

Negative supply current.

THEORY OF OPERATION

The ADG508F/ADG509F multiplexers are capable of withstanding overvoltages from –40 V to +55 V, irrespective of whether the power supplies are present or not. Each channel of the multiplexer consists of an n-channel MOSFET, a p-channel MOSFET, and an n-channel MOSFET, connected in series. When the analog input exceeds the power supplies, one of the MOSFETs will saturate limiting the current. The current during a fault condition is determined by the load on the output. Figure 17 illustrates the channel architecture that enables these multiplexers to withstand continuous overvoltages.

When an analog input of $V_{\rm SS}$ + 2.2 V to $V_{\rm DD}$ – 2.2 V (output loaded, 1 mA) is applied to the ADG508F/ADG509F, the multiplexer behaves as a standard multiplexer, with specifications similar to a standard multiplexer, for example, the on-resistance is 390 Ω maximum. However, when an overvoltage is applied to the device, one of the three MOSFETs saturate.

Figure 17 to Figure 20 show the conditions of the three MOSFETs for the various overvoltage situations. When the analog input applied to an on channel approaches the positive power supply line, the n-channel MOSFET saturates because the voltage on the analog input exceeds the difference between $V_{\rm DD}$ and the n-channel threshold voltage $(V_{\rm TN}).$ When a voltage more negative than $V_{\rm SS}$ is applied to the multiplexer, the p-channel MOSFET will saturate because the analog input is more negative than the difference between $V_{\rm SS}$ and the p-channel threshold voltage $(V_{\rm TP}).$ Because $V_{\rm TN}$ is nominally 1.4 V and $V_{\rm TP}$ –1.4 V, the analog input range to the multiplexer is limited to $V_{\rm SS}$ + 1.4 V to $V_{\rm DD}$ – 1.4 V (output open circuit) when a ± 15 V power supply is used.

When the power supplies are present but the channel is off, again either the p-channel MOSFET or one of the n-channel MOSFETs will remain off when an overvoltage occurs.

Finally, when the power supplies are off, the gate of each MOSFET will be at ground. A negative overvoltage switches on the first n-channel MOSFET but the bias produced by the overvoltage causes the p-channel MOSFET to remain turned off. With a positive overvoltage, the first MOSFET in the series will remain off because the gate to source voltage applied to this MOSFET is negative.

During fault conditions (power supplies off), the leakage current into and out of the ADG508F/ADG509F is limited to a few microamps. This protects the multiplexer and succeeding circuitry from over stresses as well as protecting the signal sources which drive the multiplexer. Also, the other channels of the multiplexer will be undisturbed by the overvoltage and will continue to operate normally.




Figure 17. +55 V Overvoltage Input to the On Channel




Figure 18. –40 V Overvoltage on an Off Channel with Multiplexer Power On




Figure 19. +55 V Overvoltage with Power Off




Figure 20. -40 V Overvoltage with Power Off

TEST CIRCUITS




Figure 21. On Resistance




Figure 22. Is (Off)




Figure 23. I_D (Off)




Figure 24. I_D (On)




Figure 25. Input Leakage Current (with Overvoltage)




Figure 26. Input Leakage Current (with Power Supplies Off)




Figure 27. Switching Time of Multiplexer, ttransition




Figure 28. Break-Before-Make Delay, topen




Figure 29. Enable Delay, ton (EN), toff (EN)




Figure 30. Charge Injection





Figure 31. Off Isolation

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-001-AB

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 32. 16-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-16)

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MS-012-AC

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 33. 16-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-16)

Dimensions shown in millimeters and (inches)

8-9C



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 34. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)

Dimensions shown in millimeters and (inches)




Figure 35. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG508FBNZ	−40°C to +85°C	16-Lead PDIP	N-16
ADG508FBRN	-40°C to +85°C	16-Lead SOIC_N	R-16
ADG508FBRNZ	-40°C to +85°C	16-Lead SOIC_N	R-16
ADG508FBRNZ-REEL7	-40°C to +85°C	16-Lead SOIC_N	R-16
ADG508FBRWZ	-40°C to +85°C	16-Lead SOIC_W	RW-16
ADG508FBRWZ-REEL	-40°C to +85°C	16-Lead SOIC_W	RW-16
ADG508FBRUZ	−40°C to +85°C	16-Lead TSSOP	RU-16
ADG508FBRUZ-REEL7	-40°C to +85°C	16-Lead TSSOP	RU-16
ADG509FBNZ	-40°C to +85°C	16-Lead PDIP	N-16
ADG509FBRN	-40°C to +85°C	16-Lead SOIC_N	R-16
ADG509FBRNZ	-40°C to +85°C	16-Lead SOIC_N	R-16
ADG509FBRNZ-REEL7	-40°C to +85°C	16-Lead SOIC_N	R-16
ADG509FBRWZ	-40°C to +85°C	16-Lead SOIC_W	RW-16
ADG509FBRWZ-REEL	-40°C to +85°C	16-Lead SOIC_W	RW-16
ADG509FBRUZ	−40°C to +85°C	16-Lead TSSOP	RU-16
ADG509FBRUZ-REEL7	-40°C to +85°C	16-Lead TSSOP	RU-16

¹ Z = RoHS Compliant Part.

A		^ F	· ^	\mathbf{a}		/ A	\mathbf{n}	^	_	\mathbf{n}	
Δ	ш	G5	١IJ	X	H,	ΙΔ	"	15'	'n	нч	
п	u	u	u	u			u	u		uu	

NOTES

NOTES

ADG508F/ADG509F	
-----------------	--

NOTES

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC
PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX
MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR
HEF4053BT.653 ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7
LTC4305IDHD#PBF CD4053BPWRG4 74HC4053D.653 74LVC2G53DP.125 74HC4052DB.112 74HC4052PW.112 74HC4053DB.112
74HC4067DB.112 74HC4351DB.112 74HCT4052D.112 74HCT4052DB.112 74HCT4053DB.112 74HCT4067D.112 74HCT4351D.112
74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ
AD7506JNZ AD7506KNZ