## FEATURES

Overvoltage protection up to - 55 V and +55 V
Power-off protection up to -55 V and +55 V
Overvoltage detection on source pins
Interrupt flags indicate fault status
Low on resistance: $10 \Omega$ (typical)
On-resistance flatness of $0.5 \Omega$ (maximum)
4 kV human body model (HBM) ESD rating Latch-up immune under any circumstance Known state without digital inputs present
$V_{s s}$ to $V_{D D}$ analog signal range
$\pm 5 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual supply operation
8 V to 44 V single-supply operation
Fully specified at $\pm 15 \mathrm{~V}, \pm \mathbf{2 0} \mathrm{V}, 12 \mathrm{~V}$, and $\mathbf{3 6} \mathrm{V}$

## APPLICATIONS

## Analog input/output modules

Process control/distributed control systems
Data acquisition
Instrumentation
Avionics
Automatic test equipment
Communication systems
Relay replacement

## GENERAL DESCRIPTION

The ADG5404F is an analog multiplexer composed of four single channels with fault protected inputs. The ADG5404F switches one of the four inputs to a common drain, D , as determined by the 2-bit binary address lines (A0 and A1). An enable digital input, EN, is used to disable all the switches. Each channel conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. The digital inputs are compatible with 3 V logic inputs over the full operating supply range.
When no power supplies are present, the switch remains in the off condition, and the channel inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any $S x$ pin exceed $V_{D D}$ or $V_{S S}$ by a threshold voltage, $V_{T}$, the channel turns off and that $S x$ pin becomes high impedance. If the channel is on, the drain pin reacts according to the drain response (DR) input pin. If the $D R$ pin is left floating or pulled high, the drain remains high impedance and floats. If the DR pin is pulled low, the drain pulls to the exceeded rail. Input signal levels up to +55 V or -55 V relative to ground are blocked, in both the powered and unpowered conditions.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

The low on resistance of the ADG5404F, combined with onresistance flatness over a significant portion of the signal range, makes it an ideal solution for data acquisition and gain switching applications where excellent linearity and low distortion are critical.

Note that, throughout this data sheet, the dual function pin names are referenced only by the relevant function where applicable. See the Pin Configurations and Function Descriptions for full pin names and function descriptions.

## PRODUCT HIGHLIGHTS

1. Source pins are protected against voltages greater than the supply rails, up to -55 V and +55 V .
2. Source pins are protected against voltages between -55 V and +55 V in an unpowered state.
3. Overvoltage detection with digital output indicates operating state of switches.
4. Trench isolation guards against latch-up.
5. Optimized for low on resistance and on-resistance flatness.
6. The ADG5404F operates from a dual supply of $\pm 5 \mathrm{~V}$ up to $\pm 22 \mathrm{~V}$, or a single power supply of 8 V up to 44 V .

## ADG5404F

## TABLE OF CONTENTS

Features 1
Applications. ..... 1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
$\pm 15$ V Dual Supply ..... 3
$\pm 20$ V Dual Supply ..... 5
12 V Single Supply ..... 7
36 V Single Supply ..... 9
Continuous Current ..... 11
Absolute Maximum Ratings ..... 12
ESD Caution ..... 12
Pin Configurations and Function Descriptions ..... 13
Typical Performance Characteristics ..... 15
REVISION HISTORY
10/2017—Rev. B to Rev. C
Changes to Fault Drain Leakage Current With Overvoltage Parameter, Table 1 ..... 3
Changes to Fault Drain Leakage Current With Overvoltage Parameter, Table 2 ..... 7
Changes to Fault D ..... 9
Updated Outline Dimensions ..... 30
Changes to Ordering Guide ..... 30
1/2016-Rev. A to Rev. B
Changes to Table 1 ..... 3
Changes to Table 2 .....  5
Changes to Table 3 ..... 7
Changes to Table 4 ..... 9
4/2015—Rev. 0 to Rev. A
Added LFCSP Package ..... Universal
Changes to Table 1 ..... 3
Test Circuits ..... 20
Terminology ..... 24
Theory of Operation ..... 26
Switch Architecture ..... 26
Fault Protection ..... 27
Applications Information ..... 28
Power Supply Rails ..... 28
Power Supply Sequencing Protection ..... 28
Signal Range ..... 28
Low Impedance Channel Protection ..... 28
Power Supply Recommendations ..... 28
High Voltage Surge Suppression ..... 28
Intelligent Fault Detection ..... 28
Large Voltage, High Frequency Signals ..... 29
Outline Dimensions ..... 30
Ordering Guide ..... 30
Changes to Table 2 .....  6
Changes to Table 3 .....  7
Changes to Table 4 .....  9
Changes to Table 5 ..... 11
Changes to Table 6 ..... 12
Added Figure 3; Renumbered Sequentially ..... 13
Changes to Table 7 ..... 13
Changes to Figure 46 and Figure 47 ..... 23
Changes to Switch Architecture Section ..... 26
Changes to Overvoltage Interrupt Flag Section ..... 27
Added Power Supply Recommendations Section, Figure 52, and Table 10; Renumbered Sequentially ..... 28
Added Figure 54 ..... 30
Updated Outline Dimensions ..... 30
Changes to Ordering Guide ..... 30
12/2014—Revision 0: Initial Version

## SPECIFICATIONS

$\pm 15$ V DUAL SUPPLY
$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, \mathrm{C}_{\text {Decoupling }}=0.1 \mu \mathrm{~F}$, unless otherwise noted.
Table 1.

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, Ron |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=13.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-13.5 \mathrm{~V}$, see Figure 31 |
|  |  |  | $V_{\text {DD }}$ to $V_{S S}$ | V |  |
|  | 10 |  |  | $\Omega$ typ | Voltage on the Sxpins ( $\mathrm{V}_{\mathrm{s}}$ ) $= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  | 11.2 | 14 | 16.5 | $\Omega$ max |  |
|  | 9.5 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}= \pm 9 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  | 10.7 | 13.5 | 16 | $\Omega$ max |  |
| On-Resistance Match Between Channels, $\Delta$ Ron | 0.65 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  | 0.9 | 1.05 | 1.2 | $\Omega$ max |  |
|  | 0.65 |  |  | $\Omega \text { typ }$ | $\mathrm{V}_{\mathrm{S}}= \pm 9 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  | 0.9 | 1.05 | 1.2 | $\Omega$ max |  |
| On-Resistance Flatness, Rflaton) | 0.6 |  |  | $\Omega \operatorname{typ}$ | $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  | 0.9 | 1.1 | 1.1 | $\Omega$ max |  |
|  | 0.1 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}= \pm 9 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  | 0.4 | 0.5 | 0.5 | $\Omega$ max |  |
| Threshold Voltage, $\mathrm{V}_{\text {T }}$ | 0.7 |  |  | V typ | See Figure 27 |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=16.5 \mathrm{~V}, \mathrm{~V}_{\text {S }}=-16.5 \mathrm{~V}$ |
|  | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$, voltage on the D pin $\left(\mathrm{V}_{\mathrm{D}}\right)=\mp 10 \mathrm{~V}$, see Figure 32 |
|  | $\pm 1.5$ | $\pm 5.0$ | $\pm 21$ | nA max |  |
| Drain Off Leakage, $\mathrm{l}_{\mathrm{D}}$ (Off) | $\pm 0.3$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V}$, see Figure 32 |
|  | $\pm 1.5$ | $\pm 16.0$ | $\pm 66$ | nA max |  |
| Channel On Leakage, ID (On),$\mathrm{I}_{\mathrm{s}}(\mathrm{On})$ | $\pm 0.3$ |  |  | nA typ | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$, see Figure 33 |
|  | $\pm 1.5$ | $\pm 14.0$ | $\pm 56$ | nA max |  |
| FAULT |  |  |  |  |  |
| Source Leakage Current, Is With Overvoltage |  |  |  |  |  |
|  |  |  | $\pm 81$ |  | $V_{D D}=16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 55 \mathrm{~V} \text {, see }$ Figure 36 |
| Power Supplies Grounded or Floating |  |  | $\pm 44$ | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ or floating, $\mathrm{V}_{S S}=0 \mathrm{~V}$ or floating, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{EN}=0$ V or floating, $\mathrm{Ax}=0 \mathrm{~V}$ or floating, $\mathrm{V}_{\mathrm{s}}= \pm 55 \mathrm{~V}$, see Figure 37 |
| Drain Leakage Current, ID With Overvoltage |  |  |  |  | $\mathrm{DR}=$ floating or $>2 \mathrm{~V}$ |
|  | $\pm 6$ |  |  | nA typ | $\mathrm{V}_{\mathrm{DD}}=16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 55 \mathrm{~V}$, see Figure 36 |
|  | $\pm 27$ | $\pm 60$ | $\pm 140$ | nA max |  |
| Power Supplies Grounded | $\pm 10$ |  |  | nA typ | $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 55 \mathrm{~V}, \mathrm{EN}=0 \mathrm{~V}$, see Figure 37 |
|  | $\pm 30$ | $\pm 50$ | $\pm 100$ | $n A \max$ |  |
| Power Supplies Floating | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\mu \mathrm{A}$ typ | $\begin{aligned} & V_{\mathrm{DD}}=\text { floating, } \mathrm{V}_{\mathrm{SS}}=\text { floating, } \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 55 \mathrm{~V} \text {, } \\ & \mathrm{EN}=0 \mathrm{~V} \text {, see Figure } 37 \end{aligned}$ |
| DIGITAL INPUTS/OUTPUTS | $\pm 0.7$ |  |  |  |  |
| Input Voltage High, ViNH Input Voltage Low, $\mathrm{V}_{\text {INL }}$ Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ |  |  | 2.0 | $V$ min |  |
|  |  |  | 0.8 | $\checkmark$ max |  |
|  |  |  |  | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ |
|  |  |  | $\pm 1.2$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{ClN}_{1 \mathrm{~N}}$ | 6.0 |  |  | pF typ |  |
| Output Voltage High, V VH | 2.0 |  |  | $V$ min |  |
| Output Voltage Low, Vol | 0.8 |  |  | $V$ max |  |



[^0]
## $\pm 20$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\text {SS }}=-20 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C}_{\text {DECOUPLING }}=0.1 \mu \mathrm{~F}$, unless otherwise noted.
Table 2.


| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| Transition Time, ttransition | 405 | 555 | 570 | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 540 |  |  | ns max | $\mathrm{V}_{S}=10 \mathrm{~V}$, see Figure 47 |
| ton (EN) | 430 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 535 | 560 | 585 | ns max | $\mathrm{V}_{s}=10 \mathrm{~V}$, see Figure 46 |
| toff (EN) | 170 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 205 | 210 | 215 | ns max | $\mathrm{V}_{S}=10 \mathrm{~V}$, see Figure 46 |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | 330 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | 200 | ns min | $\mathrm{V}_{S}=10 \mathrm{~V}$, see Figure 45 |
| Overvoltage Response Time, $\mathrm{t}_{\text {RESPONSE }}$ | 480 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=2 \mathrm{pF}$, see Figure 40 |
|  | 640 | 680 | 700 | ns max |  |
| Overvoltage Recovery Time, $\mathrm{t}_{\text {RECOVERY }}$ | 800 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{L}=2 \mathrm{pF}$, see Figure 41 |
|  | 1150 | 1250 | 1500 | ns max |  |
| Interrupt Flag Response Time, tbigresp | 85 |  | 115 | ns typ | $C_{L}=12 \mathrm{pF}$, see Figure 42 |
| Interrupt Flag Recovery Time, ttigrec | 60 |  | 85 | $\mu s$ typ | $C_{L}=12 \mathrm{pF}$, see Figure 43 |
|  | 600 |  |  | ns typ | $\mathrm{C}_{\mathrm{L}}=12 \mathrm{pF}$, RPullup $=1 \mathrm{k} \Omega$, see Figure 44 |
| Charge Injection, $\mathrm{Q}_{\text {INJ }}$ | 695 |  |  | pC typ | $\mathrm{V}_{S}=0 \mathrm{~V}, \mathrm{R}_{S}=0 \Omega, \mathrm{C}_{L}=1 \mathrm{nF}$, see Figure 48 |
| Off Isolation | -73 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 34 |
| Channel to Channel Crosstalk | $-73$ |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 35 |
| Total Harmonic Distortion Plus Noise, THD + N | 0.001 |  |  | \% typ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{s}}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to }$ 20 kHz , see Figure 39 |
| -3 dB Bandwidth | 110 |  |  | MHz typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}$, see Figure 38 |
| Insertion Loss | -0.9 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 38 |
| $\mathrm{C}_{s}$ (Off) | 11 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}$ (Off) | 47 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{d}}(\mathrm{On}), \mathrm{C}_{\text {s }}(\mathrm{On})$ | 61 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V}$, digital inputs $=$ $0 \mathrm{~V}, 5 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  |  |  |  |
| IDD | 0.9 |  |  | mA typ |  |
|  | 1.2 |  | 1.3 | mA max |  |
| $\mathrm{I}_{\text {GND }}$ | 0.4 |  |  | mA typ |  |
|  | 0.55 |  | 0.6 | mA max |  |
| Iss | 0.5 |  |  | mA typ |  |
|  | 0.65 |  | 0.7 | mA max |  |
| Fault Mode |  |  |  |  | $\mathrm{V}_{\mathrm{S}}= \pm 55 \mathrm{~V}$ |
| IDD | 1.2 |  |  | mA typ |  |
|  | 1.6 |  | 1.8 | mA max |  |
| $\mathrm{I}_{\text {GND }}$ | 0.8 |  |  | mA typ |  |
|  | 1.0 |  | 1.1 | mA max |  |
| Iss | 0.5 |  |  | mA typ | Digital inputs $=5 \mathrm{~V}$ |
|  | 1.0 |  | 1.8 | mA max | $\mathrm{V}_{\mathrm{S}}= \pm 55 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ |  |  | $\pm 5$ | $V_{\text {min }}$ | $\mathrm{GND}=0 \mathrm{~V}$ |
|  |  |  | $\pm 22$ | $V$ max | $\mathrm{GND}=0 \mathrm{~V}$ |

[^1]
## 12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C}_{\text {decoupling }}=0.1 \mu \mathrm{~F}$, unless otherwise noted.
Table 3.



[^2]
## 36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, C $_{\text {decoupling }}=0.1 \mu \mathrm{~F}$, unless otherwise noted.
Table 4.



[^3]
## Data Sheet

## CONTINUOUS CURRENT

Table 5.

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 14-Lead TSSOP |  |  |  |  |  |
| $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ | 147 | 95 | 58 | mA max | $\mathrm{V}_{S}=\mathrm{V}_{\text {SS }}+4.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-4.5 \mathrm{~V}$ |
|  | 115 | 77 | 50 | mA max | $\mathrm{V}_{S}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {D }}$ |
| 16-Lead LFCSP |  |  |  |  |  |
| $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ | 280 | 156 | 75 | mA max | $\mathrm{V}_{S}=\mathrm{V}_{\text {SS }}+4.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-4.5 \mathrm{~V}$ |
|  | 220 | 130 | 70 | mA max | $\mathrm{V}_{S}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{DD}}$ |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{S S}$ | 48 V |
| Vod to GND | -0.3 V to +48 V |
| $V_{\text {ss }}$ to GND | -48 V to +0.3 V |
| Sx to GND | -55 V to +55 V |
| Sx to V $\mathrm{V}_{\text {D }}$ or $\mathrm{V}_{S S}$ | 80 V |
| $V_{s}$ to $V_{D}$ | 80 V |
| D Pin ${ }^{1}$ to GND | $V_{S S}-0.7 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.7 \mathrm{~V} \text { or }$ 30 mA , whichever occurs first |
| Digital Inputs to GND | GND - 0.7 V to 48 V or 30 mA , whichever occurs first |
| Peak Current, Sx or D Pins | 363 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or D | Data ${ }^{2}+15 \%$ |
| Digital Output | GND - 0.7 V to 6 V or 30 mA , whichever occurs first |
| D Pin, Overvoltage State, DR = GND, Load Current | 1 mA |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 14-Lead TSSOP, Thermal Impedance (4-Layer Board) | $112.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead LFCSP, Thermal Impedance (4-Layer Board) | $30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb-Free | As per JEDEC J-STD-020 |
| ESD Rating, Human Body Model (HBM): ANSI/ESD STM5.1-2007 |  |
| Input/Output (I/O) Port to Supplies | 4 kV |
| I/O Port to I/O Port | 4 kV |
| All Other Pins | 4 kV |

${ }^{1}$ Overvoltages at the D pin are clamped by internal diodes. Limit current to the maximum ratings given.
${ }^{2}$ See Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. TSSOP Pin Configuration


NOTES

1. NIC = NOT INTERNALLY CONNECTED.
2. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, $\mathrm{V}_{\text {SS }}$.

Figure 3. LFCSP Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 15 | A0/F0 ${ }^{1}$ | Logic Control Input (A0). Decoder for the SF Pin (FO). |
| 2 | 16 | EN | Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic control inputs determine the on switches. |
| 3 | 1 | $\mathrm{V}_{\text {SS }}$ | Most Negative Power Supply Potential. |
| 4 | 3 | S1 | Overvoltage Protected Source Terminal 1. This pin can be an input or an output. |
| 5 | 4 | S2 | Overvoltage Protected Source Terminal 2. This pin can be an input or an output. |
| 6 | 6 | D | Drain Terminal. This pin can be an input or an output. |
| 7 | 5 | DR | Drain Response Digital Input. Tying this pin to GND enables the drain to pull to $V_{D D}$ or $V_{S S}$ during an overvoltage fault condition. The default condition of the drain is open circuit when the pin is left floating or if it is tied to $V_{D D}$. |
| 8 | 7 | SF | Specific Fault Digital Output. This pin has a high output when the device is in normal operation and a low output when a fault condition is detected on a specific pin, depending on the state of A0/FO and A1/F1 (see Table 9). |
| 9 | 8 | FF | Fault Flag Digital Output. This pin has a high output when the device is in normal operation and a low output when a fault condition occurs on any of the Sx inputs. |
| 10 | 9 | S4 | Overvoltage Protected Source Terminal 4. This pin can be an input or an output. |
| 11 | 10 | S3 | Overvoltage Protected Source Terminal 3. This pin can be an input or an output. |
| 12 | 11 | $V_{\text {DD }}$ | Most Positive Power Supply Potential. |
| 13 | 12 | GND | Ground (0 V) Reference. |
| 14 | 14 | A1/F1 ${ }^{1}$ | Logic Control Input (A1). Decoder for the SF Pin (F1). |
|  | 2,13 | NIC | Not internally connected |
| N/A ${ }^{2}$ | 17 | EP | The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $\mathrm{V}_{\mathrm{ss}}$. |

[^4]
## ADG5404F

| EN | A1 | A0 | Connected Sx Pin |
| :---: | :---: | :---: | :---: |
| 0 | X ${ }^{1}$ | X ${ }^{1}$ | All switches off |
| 1 | 0 | 0 | S1 |
| 1 | 0 | 1 | S2 |
| 1 | 1 | 0 | S3 |
| 1 | 1 | 1 | S4 |

${ }^{1} \mathrm{X}$ means don't care.
Table 9. Fault Diagnostic Output Truth Table

| Switch in Fault ${ }^{1}$ | State of Specific Fault Pin (SF) with Decoder Pins (F1, F0) |  |  |  | State of the Fault Flag Pin (FF) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | F1 $=0, F 0=0$ | F1 = 0, F0 = 1 | F1 $=1, \mathrm{FO}=0$ | $F 1=1, F 0=1$ |  |
| No switch in fault | 1 | 1 | 1 | 1 | 1 |
| S1 | 0 | 1 | 1 | 1 | 0 |
| S2 | 1 | 0 | 1 | 1 | 0 |
| S3 | 1 | 1 | 0 | 1 | 0 |
| S4 | 1 | 1 | 1 | 0 | 0 |

[^5]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Ron as a Function of $V_{S}$ and $V_{D}$, Dual Supply


Figure 5. Ron as a Function of $V_{S}$ and $V_{D,} 12 V$ Single Supply


Figure 6. Ron as a Function of $V_{S}$ and $V_{D,} 36$ V Single Supply


Figure 7. Ron as a Function of $V_{S}$ and $V_{D}$ for Different Temperatures, $\pm 15$ V Dual Supply


Figure 8. Ron as a Function of $V_{s}$ and $V_{D}$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 9. Ron as a Function of $V_{S}$ and $V_{D}$ for Different Temperatures,
12 V Single Supply


Figure 10. Ron as a Function of $V_{S}$ and $V_{D}$ for Different Temperatures, 36 V Single Supply


Figure 11. Leakage Current vs. Temperature, $\pm 15$ V Dual Supply


Figure 12. Leakage Current vs. Temperature, $\pm 20$ V Dual Supply


Figure 13. Leakage Current vs. Temperature, 12 V Single Supply


Figure 14. Leakage Current vs. Temperature, 36 V Single Supply


Figure 15. Overvoltage Leakage Current vs. Temperature, $\pm 15$ V Dual Supply


Figure 16. Overvoltage Leakage Current vs. Temperature, $\pm 20$ V Dual Supply


Figure 17. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply


Figure 18. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply


Figure 19. Off Isolation vs. Frequency


Figure 20. Crosstalk vs. Frequency


Figure 21. Charge Injection vs. Source Voltage (Vs), Single Supply


Figure 22. Charge Injection vs. Source Voltage (Vs), Dual Supply


Figure 23. ACPSRR vs. Frequency


Figure 24. THD + N vs. Frequency


Figure 25. Bandwidth vs. Frequency


Figure 26. ttransition vs. Temperature


Figure 27. Threshold Voltage $\left(V_{T}\right)$ vs. Temperature


Figure 28. Drain Output Response to Positive Overvoltage


Figure 30. Large Signal Voltage Tracking vs. Frequency


Figure 29. Drain Output Response to Negative Overvoltage

## TEST CIRCUITS



Figure 31. On Resistance


Figure 32. Off Leakage


Figure 33. Channel On Leakage


OFF ISOLATION $=20 \log \frac{v_{\text {OUT }}}{v_{S}}$

Figure 34. Off Isolation


CHANNEL TO CHANNEL CROSSTALK $=20 \log \frac{v_{\text {OUT }}}{v_{S}}$
Figure 35. Channel to Channel Crosstalk


Figure 36. Switch Overvoltage Leakage


Figure 37. Switch Unpowered Leakage


Figure 38. Bandwidth


Figure 39. $T H D+N$


Figure 40. Overvoltage Response Time, $t_{\text {RESPONSE }}$


Figure 41. Overvoltage Recovery Time, $t_{\text {RECOVERY }}$


Figure 42. Interrupt Flag Response Time, $t_{\text {DIGGESP }}$


Figure 43. Interrupt Flag Recovery Time, $t_{\text {DIGREC }}$


Figure 44. Interrupt Flag Recovery Time, $t_{\text {DIGREC, }}$ with a $1 \mathrm{k} \Omega$ Pull-Up Resistor


Figure 45. Break-Before-Make Time Delay, to


Figure 46. Enable Delay, ton (EN), toff (EN)


Figure 47. Address to Output Switching Times, ttransition


Figure 48. Charge Injection, Qins

## TERMINOLOGY

$\mathrm{I}_{\mathrm{DD}}$
$I_{D D}$ represents the positive supply current.
Iss
Iss represents the negative supply current.
$V_{D}, V_{s}$
$V_{D}$ and $V_{S}$ represent the analog voltage on the $D$ pin and the $S x$ pins, respectively.
Ron
Ron represents the ohmic resistance between the D pin and the Sx pins.
$\Delta$ Ron
$\Delta$ Ron represents the difference between the Ron of any two channels.
$\mathbf{R}_{\text {flat(on) }}$
$\mathrm{R}_{\text {FLat(on) }}$ is the flatness defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.
$I_{s}$ (Off)
Is (Off) is the source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
$\mathrm{I}_{\mathrm{D}}$ (Off) is the drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$
$\mathrm{I}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{I}_{\mathrm{S}}(\mathrm{On})$ represent the channel leakage currents with the switch on.
VinL
$\mathrm{V}_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$V_{\text {INH }}$
$\mathrm{V}_{\text {INH }}$ is the minimum input voltage for Logic 1.
$\mathbf{I}_{\text {INL }}, \mathbf{I}_{\text {INH }}$
$\mathrm{I}_{\text {INL }}$ and $\mathrm{I}_{\text {INH }}$ represent the low and high input currents of the digital inputs.
$\mathrm{C}_{\mathrm{D}}$ (Off)
$C_{D}$ (Off) represents the off switch drain capacitance, which is measured with reference to ground.
$\mathrm{C}_{s}$ (Off)
$\mathrm{C}_{S}$ (Off) represents the off switch source capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}$ (On), $\mathrm{C}_{\mathrm{s}}$ (On)
$C_{D}(\mathrm{On})$ and $\mathrm{C}_{s}(\mathrm{On})$ represent on switch capacitances, which are measured with reference to ground.
$\mathrm{C}_{\mathrm{IN}}$
$\mathrm{C}_{\mathrm{IN}}$ is the digital input capacitance.
ton
$t_{\text {on }}$ represents the delay between applying the digital control input and the output switching on (see Figure 46).
$\mathbf{t}_{\text {off }}$
toff represents the delay between applying the digital control input and the output switching off (see Figure 46).
$t_{D}$
$t_{D}$ represents the off time measured between the $90 \%$ point of both switches when switching from one address state to another.
$t_{\text {DIGRESP }}$
tdigresp is the time required for the FF pin to go low ( 0.3 V ), measured with respect to the voltage on the source pin exceeding the supply voltage by 0.5 V .

## $t_{\text {digrec }}$

$t_{\text {DIGREC }}$ is the time required for the FF pin to return high, measured with respect to the voltage on the Sx pin falling below the supply voltage plus 0.5 V .

## $\boldsymbol{t}_{\text {ReSponse }}$

$t_{\text {RESPONSE }}$ represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to $90 \%$ of the supply voltage.
trecovery
$t_{\text {RECOVERY }}$ represents the delay between an overvoltage on the Sx pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to $10 \%$ of the supply voltage.
Off Isolation
Off isolation is a measure of unwanted signal coupling through an off switch.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Channel to Channel Crosstalk

Channel to channel crosstalk is a measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance.
-3 dB Bandwidth
-3 dB bandwidth is the frequency at which the output is attenuated by -3 dB .

## On Response

On response is the frequency response of the on switch.

## Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.
Total Harmonic Distortion Plus Noise (THD + N)
THD +N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.
Data Sheet ADG5404F

## AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.
$V_{T}$
$\mathrm{V}_{\mathrm{T}}$ is the voltage threshold at which the overvoltage protection circuitry engages (see Figure 27).

## THEORY OF OPERATION

## SWITCH ARCHITECTURE

Each channel of the ADG5404F consists of a parallel pair of NDMOS and PDMOS transistors. This construction provides excellent performance across the signal range. The ADG5404F channels operate as standard switches when input signals with a voltage between $V_{S S}$ and $V_{D D}$ are applied. For example, the on resistance is $10 \Omega$ typically, and opening or closing the switch is controlled using the appropriate control pins.
Additional internal circuitry enables the switch to detect overvoltage inputs by comparing the voltage on the source pin with $V_{\text {DD }}$ and $V_{\text {Ss. }}$. A signal is considered overvoltage if it exceeds the supply voltages by the voltage threshold, $\mathrm{V}_{\text {т }}$. The threshold voltage is typically 0.7 V , but can range from 0.8 V at $-40^{\circ} \mathrm{C}$ down to 0.6 V at $+125^{\circ} \mathrm{C}$. See Figure 27 to see the change in $\mathrm{V}_{\mathrm{T}}$ with operating temperature.
The maximum voltage that can be applied to any source input is -55 V or +55 V . When the device is powered using the single supply of 25 V or greater, the maximum signal level is reduced. It reduces from -55 V at $\mathrm{V}_{\mathrm{DD}}=+25 \mathrm{~V}$ to -40 V at $\mathrm{V}_{\mathrm{DD}}=+40 \mathrm{~V}$ to remain within the 80 V maximum rating. The construction of the process allows the channel to withstand 80 V across the switch when it is opened. These overvoltage limits apply whether the power supplies are present or not.


Figure 49. Switch Channel and Control Function
When an overvoltage condition is detected on a source pin (Sx), the switch automatically opens and the source pin (Sx) becomes high impedance and ensures that no current flows through the switch. If the DR pin is driven low, the drain pin, $D$, is pulled to the supply that was exceeded. For example, if the source voltage exceeds $V_{D D}$, the drain output pulls to $V_{D D}$. The same is true for $\mathrm{V}_{\text {ss. }}$. If the DR pin is allowed to float or is driven high, Pin D also becomes open circuit. The voltage on Pin D follows the voltage on the source pin, Sx , until the switch turns off completely and the drain voltage discharges through the load. The maximum voltage on the drain is limited by the internal ESD diodes and the rate at which the output voltage discharges is dependent on the load at the pin.

During overvoltage conditions, the leakage current into and out of the source pins ( Sx ) is limited to tens of microamperes. If the DR pin is allowed to float or is driven high, only nanoamperes of leakage are seen on the drain pin (D). If the DR pin is driven low, the drain pin (D) is pulled to the rail. The device that pulls the drain pin to the rail has an impedance of approximately $40 \mathrm{k} \Omega$, so the Dx pin current will be limited to about 1 mA during a shorted load condition. This internal impedance will also determine the minimum external load resistance required to ensure the drain pin is pulled to the desired voltage level during a fault.

When an overvoltage event occurs, the channels undisturbed by the overvoltage input continue to operate normally without additional crosstalk.

## ESD Performance

The ADG5404F has an ESD (HBM) rating of 4 kV .
The drain pin has ESD protection diodes to the rails, and the voltage at this pin must not exceed supply voltage. The source pins have specialized ESD protection that allow the signal voltage to reach from -55 V to +55 V with a $\pm 22 \mathrm{~V}$ dual supply, and from -40 V to +55 V with a 40 V single supply. See Figure 49 for the switch channel overview.

## Trench Isolation

In the ADG5404F, an insulating oxide layer (trench) is placed between the NDMOS and the PDMOS transistors of each switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a switch that is latch-up immune under all circumstances. This device passes a JESD78D latch-up test of $\pm 500 \mathrm{~mA}$ for 1 sec , the strictest test in the specification.


Figure 50. Trench Isolation

## FAULT PROTECTION

When the voltages at the source inputs exceed $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {ss }}$ by $\mathrm{V}_{\mathrm{T}}$, the switch turns off, or, if the device is unpowered, the switch remains off. The switch input remains high impedance regardless of the digital input state or the load resistance, and the output acts as a virtual open circuit. Signal levels up to +55 V and -55 V are blocked in both the powered and unpowered conditions as long as the 80 V limitation between the source and supply pins is met.

## Power-On Protection

The following three conditions must be satisfied for the switch to be in the on condition:

- $V_{\text {DD }}$ to $\mathrm{V}_{\text {SS }} \geq 8 \mathrm{~V}$.
- Input signal is between $\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{T}}$ and $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{T}}$.
- The digital logic control input, Ax , is turned on.

When the switch is turned on, the signal levels up to the supply rails are passed.
The switch responds to an analog input that exceeds $V_{D D}$ or $V_{S S}$ by a threshold voltage, $\mathrm{V}_{\mathrm{T}}$, by turning off. The absolute input voltage limits are -55 V and +55 V , while maintaining an 80 V limit between the source pin and the supply rails. The switch remains off until the voltage at the source pin returns to between $V_{D D}$ and $V_{S S}$.
The fault response time ( $\mathrm{t}_{\text {RESPoNSE }}$ ) when powered by a $\pm 15 \mathrm{~V}$ dual supply is typically 600 ns , and the fault recovery time ( $\mathrm{t}_{\text {Recovery }}$ ) is 700 ns . These vary with supply voltages and output load conditions.
Exceeding $\pm 55 \mathrm{~V}$ on any source input may damage the ESD protection circuitry on the device.
The maximum stress across the switch channel is 80 V . Therefore, the user must pay close attention to this limit when using the device with a 40 V single supply. In this case, the maximum undervoltage condition is -40 V to maintain the 80 V across the switch channel.

For undervoltage and overvoltage conditions, consider the case where the device is set up as shown in Figure 51.

- $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}= \pm 22 \mathrm{~V}, \mathrm{~S} 4=22 \mathrm{~V}$, and S 4 is on. Therefore, $\mathrm{D}=22 \mathrm{~V}$
- S 1 and S 2 have a -55 V fault and S 3 has a +55 V fault.
- The voltage between S1 and D or between S2 and $\mathrm{D}=+22 \mathrm{~V}-(-55 \mathrm{~V})=+77 \mathrm{~V}$.
- The voltage between S 3 and $\mathrm{D}=22 \mathrm{~V}-55 \mathrm{~V}=-33 \mathrm{~V}$.

These calculations are all within the device specifications: a 55 V maximum fault on source inputs and a maximum of 80 V across the off switch channel.
FF is low due to the fault condition on $\mathrm{S} 1, \mathrm{~S} 2$, and S 3 . SF is high because there is no fault condition on S 4 as decoded by $\mathrm{F} 1=1$, $\mathrm{F} 0=1$.


Figure 51. Example Fault Condition Setup

## Power-Off Protection

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switch or downstream circuitry. The switch output is a virtual open circuit.
The switch remains off regardless of whether the VDD and $V_{S S}$ supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to $\pm 55 \mathrm{~V}$ are blocked in the unpowered condition.

## Digital Input Protection

The ADG5404F can tolerate unpowered digital input signals present on the device. When the device is unpowered, the switch is guaranteed to be in the off state, regardless of the state of the digital logic signals.
The digital inputs are protected against positive faults up to 44 V . The digital inputs do not offer protection against negative overvoltages. ESD protection diodes connected to GND are present on the digital inputs.

## Overvoltage Interrupt Flag

The voltages on the source inputs of the ADG5404F are continuously monitored, and the state of the switch is indicated by an active low digital output pin, FF.
The voltage on the FF pin indicates if any of the source input pins are experiencing a fault condition. The output of the FF pin is a nominal 3 V when all source pins are within normal operating range. If any source pin voltage exceeds the supply voltage by $\mathrm{V}_{\mathrm{T}}$, the FF output reduces to below 0.8 V .
Use the specific fault digital output pin, SF, to decode which inputs are experiencing a fault condition. The SF pin reduces to below 0.8 V when a fault condition is detected on a specific pin, depending on the state of F0 and F1 (see Table 9).
The specific fault feature also works with the switches disabled (EN pin low), which allows the user to cycle through and check the fault conditions without connecting the fault to the drain output.

## APPLICATIONS INFORMATION

The overvoltage protected family of switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments where overvoltage signals can be present and the system must remain operational both during and after the overvoltage has occurred.

## POWER SUPPLY RAILS

To guarantee correct operation of the device, $0.1 \mu \mathrm{~F}$ decoupling capacitors are required on the supply rails..
The ADG5404F can operate with bipolar supplies between $\pm 5 \mathrm{~V}$ and $\pm 22 \mathrm{~V}$. The supplies on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {SS }}$ do not need to be symmetrical, but the $V_{\text {DD }}$ to $V_{\text {ss }}$ range must not exceed 44 V . The ADG5404F can also operate with single supplies between 8 V and 44 V , with $\mathrm{V}_{\text {ss }}$ connected to GND.

The ADG5404F is fully specified at the $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V}, 12 \mathrm{~V}$, and 36 V supply ranges.

## POWER SUPPLY SEQUENCING PROTECTION

The switch channel remains open when the device is unpowered, and signals from -55 V to +55 V can be applied without damaging the device. Only when the supplies are connected, a suitable digital control signal is placed on the Ax pins, and the signal is within normal operating range does the switch channel close. Placing the ADG5404F between external connectors and sensitive components offers protection in systems where a signal is presented to the source pins before the supply voltages are available.

## SIGNAL RANGE

The ADG5404F has overvoltage detection circuitry on the inputs that compares the voltage levels at the source terminals with $V_{D D}$ and $V_{\text {Ss. }}$. To protect downstream circuitry from overvoltage conditions, supply the ADG5404F with voltages that match the intended signal range. The low on-resistance switch allows signals up to the supply rails to be passed with very little distortion. A signal that exceeds the supply rail by the threshold voltage is then blocked. This signal block offers protection to both the device and any downstream circuitry.

## LOW IMPEDANCE CHANNEL PROTECTION

The ADG5404F can be used as a protective element in signal chains that are sensitive to both channel impedance and overvoltage signals. Traditionally, series resistors limit the current during an overvoltage condition to protect susceptible components.
These series resistors affect the performance of the signal chain and reduce the signal chain precision. A compromise must be reached on the value of the series resistance that is high enough to sufficiently protect sensitive components, but low enough that the precision performance of the signal chain is not sacrificed.

The ADG5404F enables the designer to remove these resistors and retain precision performance without compromising the protection of the circuit.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.
An example of a bipolar power solution is shown in Figure 52. The ADP7118 and ADP7182 can be used to generate clean positive and negative rails from the ADP5070 dual switching regulator output. These rails can be used to power the ADG5404F, the amplifier, and/or the precision converter in a typical signal chain.


Figure 52. Bipolar Power Solution
Table 10. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| ADP5070 | $1 \mathrm{~A} / 0.6 \mathrm{~A}$, dc-to-dc switching regulator with <br> independent positive and negative outputs |
| ADP7118 | $20 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO |
| ADP7142 | $40 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO |
| ADP7182 | $-28 \mathrm{~V},-200 \mathrm{~mA}$, low noise, linear regulator |

## HIGH VOLTAGE SURGE SUPPRESSION

The ADG5404F is not intended for use in very high voltage applications. The maximum operating voltage of the transistor is 80 V . In applications where the inputs are likely to be subject to overvoltage conditions exceeding the breakdown voltage, use transient voltage suppressors (TVSs) or similar devices.

## INTELLIGENT FAULT DETECTION

The ADG5404F digital output pin, FF, can interface with a microprocessor or control system and can be used as an interrupt flag. This feature provides real-time diagnostic information on the state of the device and the system to which it connects.
The control system can use the digital interrupt, FF, to start a variety of actions, as follows:

- Initiating an investigation into the source of an overvoltage fault.
- Shutting down critical systems in response to the overvoltage condition.
- Using data recorders to mark data during these events as unreliable or out of specification.


## ADG5404F

For systems sensitive during a start-up sequence, the active low operation of the flag allows the system to ensure that the ADG5404F is powered on and that all input voltages are within the normal operating range before initiating operation.
The FF pin is a weak pull-up, which allows the signals to combine into a single interrupt for larger modules that contain multiple devices.
The recovery time, tifigec, can be decreased from a typical $60 \mu \mathrm{~s}$ to 600 ns by using a $1 \mathrm{k} \Omega$ pull-up resistor.

The specific fault digital output, SF can be used to decode which inputs are experiencing a fault condition. The SF pin reduces to below 0.8 V when a fault condition is detected on a specific pin, depending on the state of F0 and F1 (see Table 9).

## LARGE VOLTAGE, HIGH FREQUENCY SIGNALS

Figure 30 shows the voltage range and frequencies that the ADG5404F can reliably convey. For signals extending across the full signal range from $V_{S S}$ to $V_{D D}$, keep the frequency below 3 MHz . If the required frequency is greater than 3 MHz , decrease the signal range appropriately to ensure signal integrity.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.
Figure 54. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package H eight
(CP-16-17)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG5404FBRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG5404FBRUZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG5404FBCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX

MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR
HEF4053BT. 653 ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7
LTC4305IDHD\#PBF CD4053BPWRG4 74HC4053D. 653 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW. 112 74HC4053DB. 112
74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4053DB. 112 74HCT4067D.112 74HCT4351D. 112
74LV4051PW. 112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ
AD7506JNZ AD7506KNZ


[^0]:    ${ }^{1}$ Guaranteed by design. Not subject to production test.

[^1]:    ${ }^{1}$ Guaranteed by design. Not subject to production test.

[^2]:    ${ }^{1}$ Guaranteed by design. Not subject to production test.

[^3]:    ${ }^{1}$ Guaranteed by design. Not subject to production test.

[^4]:    ${ }^{1}$ Throughout the data sheet, dual function pin names are referenced by the relevant function where applicable.
    ${ }^{2}$ N/A means not applicable.

[^5]:    ${ }^{1}$ More than one source input can be in fault at the same time.

