ANALOG DEVICES

CMOS Low Voltage 4 Ω , 4-Channel Multiplexer

S1

S3

S4

S2 (9

FUNCTIONAL BLOCK DIAGRAM

1 OF 4 DECODER

A0 A1 FN

ADG704

8) D

ADG704

FEATURES

+1.8 V to +5.5 V Single Supply 2.5 Ω (Typ) On Resistance Low On-Resistance Flatness -3 dB Bandwidth >200 MHz Rail-to-Rail Operation 10-Lead μ SOIC Package Fast Switching Times t_{ON} 20 ns t_{OFF} 13 ns

Typical Power Consumption (<0.01 μW) TTL/CMOS Compatible

APPLICATIONS Battery Powered Systems Communication Systems

Sample-and-Hold Systems Audio Signal Routing Data Acquisition System Video Switching

GENERAL DESCRIPTION

The ADG704 is a CMOS analog multiplexer, comprising four single channels. This multiplexer is designed on an advanced submicron process that provides low power dissipation yet gives high switching speed, low on resistance, low leakage currents and high bandwidths.

The on resistance profile is very flat over the full analog signal range. This ensures excellent linearity and low distortion when switching audio signals. Fast switching speed also makes the part suitable for video signal switching.

The ADG704 can operate from a single supply range of +1.8 V to +5.5 V, making it ideal for use in battery powered instruments and with the new generation of DACs and ADCs from Analog Devices.

The ADG704 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1 and EN. A Logic "0" on the EN pin disables the device.

Each switch of the ADG704 conducts equally well in both directions when ON. The ADG704 exhibits break-before-make switching action.

The ADG704 is available in 10-lead µSOIC package.

PRODUCT HIGHLIGHTS

- +1.8 V to +5.5 V Single Supply Operation. The ADG704 offers high performance and is fully specified and guaranteed with +3 V and +5 V supply rails.
- 2. Very Low R_{ON} (4.5 Ω Max at 5 V, 8 Ω Max at 3 V). At supply voltage of +1.8 V, R_{ON} is typically 35 Ω over the temperature range.
- 3. Low On-Resistance Flatness.
- 4. -3 dB Bandwidth Greater than 200 MHz.
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. Fast t_{ON}/t_{OFF} .
- 7. Break-Before-Make Switching Action.
- 8. 10-Lead µSOIC Package.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

ADG704—**SPECIFICATIONS**¹ ($V_{DD} = +5 V \pm 10\%$, GND = 0 V. All Specifications -40°C to +85°C, unless otherwise noted.)

| | B Version | | | |
|--|-------------------------|-------------------|------------------|---|
| Parameter | +25°C | -40°C to +85°C | Units | Test Conditions/Comments |
| ANALOG SWITCH | | | | |
| Analog Signal Range | | 0 V to V_{DD} | V | |
| On-Resistance (R _{ON}) | 2.5 | 0 V to VDD | Ωtyp | $V_{S} = 0 V \text{ to } V_{DD}, I_{DS} = -10 \text{ mA};$ |
| On-Resistance (R _{0N}) | 4 | 4.5 | ••• | Test Circuit 1 V_{DD} , |
| On Desistance Match Dataset | 4 | 4.5 | Ω max | Test Circuit I |
| On-Resistance Match Between | | 0.1 | | |
| Channels (ΔR_{ON}) | | 0.1 | Ωtyp | $V_{\rm S}$ = 0 V to $V_{\rm DD}$, $I_{\rm DS}$ = -10 mA |
| | | 0.4 | Ω max | |
| On-Resistance Flatness $(R_{FLAT(ON)})$ | 0.75 | | Ωtyp | $V_{\rm S}$ = 0 V to $V_{\rm DD}$, $I_{\rm DS}$ = -10 mA |
| | | 1.2 | Ω max | |
| LEAKAGE CURRENTS | | | | $V_{DD} = +5.5 V$ |
| Source OFF Leakage I _S (OFF) | ±0.01 | | nA typ | $V_{\rm DD} = 19.5$ V $V_{\rm S} = 4.5$ V/1 V, $V_{\rm D} = 1$ V/4.5 V; |
| | ± 0.01 ± 0.1 | ±0.3 | nA max | Test Circuit 2 |
| Drain OFF Leakage I _D (OFF) | ± 0.1 ± 0.01 | ÷0.5 | nA typ | $V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$ |
| Dram Orr Leakage ID (Orr) | ± 0.01 ± 0.1 | ±0.3 | nA max | $v_{\rm S} = 4.5 v/1 v, v_{\rm D} = 1 v/4.5 v,$ Test Circuit 2 |
| Channel ON Leabase L. L. (ON) | | 10.5 | | |
| Channel ON Leakage I_D , I_S (ON) | ± 0.01 | ± 0.2 | nA typ | $V_S = V_D = 4.5 V \text{ or } 1 V;$ Test Circuit 3 |
| | ±0.1 | ±0.3 | nA max | Test Circuit 5 |
| DIGITAL INPUTS | | | | |
| Input High Voltage, V _{INH} | | 2.4 | V min | |
| Input Low Voltage, V _{INL} | | 0.8 | V max | |
| Input Current | | | | |
| I _{INL} or I _{INH} | 0.005 | | μA typ | $V_{IN} = V_{INI}$ or V_{INH} |
| TIME OF TIME | 0.005 | ± 0.1 | µA max | TIN TINE OF TINH |
| | | _ 0.1 | put mun | |
| DYNAMIC CHARACTERISTICS ² | | | | |
| t _{ON} | 14 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | | 20 | ns max | $V_{\rm S}$ = 3 V, Test Circuit 4 |
| t _{OFF} | 6 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | | 13 | ns max | $V_{\rm S}$ = 3 V, Test Circuit 4 |
| Break-Before-Make Time Delay, t _D | 8 | | ns typ | $R_{L} = 300 \Omega, C_{L} = 35 pF$ |
| | | 1 | ns min | $V_{S1} = V_{S2} = 3 V$, Test Circuit 5 |
| Charge Injection | 3 | | pC typ | $V_{\rm S} = 2 V, R_{\rm S} = 0 \Omega, C_{\rm L} = 1 \text{ nF};$ |
| σ, | | | | Test Circuit 6 |
| Off Isolation | -60 | | dB typ | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$ |
| | -80 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; |
| | | | | Test Circuit 7 |
| Channel-to-Channel Crosstalk | -62 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ |
| Granner to Granner Grosstaik | -82 | | dB typ dB typ | $R_L = 50 \Omega_2, C_L = 5 \text{ pF}, f = 1 \text{ MHz};$ $R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz};$ |
| | -02 | | | Test Circuit 8 |
| Bandwidth –3 dB | 200 | | MHz typ | $R_{\rm L} = 50 \ \Omega, C_{\rm L} = 5 \ pF;$ Test Circuit 9 |
| | | | | $n_L = 50.22$, $C_L = 5$ pr; 1 est Circuit |
| $C_{\rm S}$ (OFF) | 9 | | pF typ | |
| $C_{\rm D}$ (OFF) | 37 | | pF typ | |
| $C_D, C_S(ON)$ | 54 | | pF typ | |
| POWER REQUIREMENTS | | | | $V_{DD} = +5.5 V$ |
| - | | | | Digital Inputs = $0 \text{ V or } 5 \text{ V}$ |
| | 0.001 | | μA typ | |
| I _{DD} | 0.001 | | | |

NOTES ¹Temperature ranges are as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

SPECIFICATIONS¹ ($V_{DD} = +3 V \pm 10\%$, GND = 0 V. All Specifications -40°C to +85°C, unless otherwise noted.)

| | B Version -40°C to | | | |
|---|-------------------------|---------------------------|------------------|--|
| Parameter | +25°C | +85°C | Units | Test Conditions/Comments |
| ANALOG SWITCH | | | | |
| Analog Signal Range | | 0 V to V_{DD} | V | |
| On-Resistance (R _{ON}) | 4.5 | 5 | Ω typ | $V_{S} = 0 V$ to V_{DD} , $I_{DS} = -10 mA$; |
| | | 8 | Ω max | Test Circuit 1 |
| On-Resistance Match Between | | | | |
| Channels (ΔR_{ON}) | 0.1 | | Ω typ | $V_{S} = 0 V$ to V_{DD} , $I_{DS} = -10 mA$ |
| | | 0.4 | Ω max | |
| On-Resistance Flatness (R _{FLAT(ON)}) | | 2.5 | Ω typ | $V_{S} = 0 V$ to V_{DD} , $I_{DS} = -10 mA$ |
| LEAKAGE CURRENTS | | | | $V_{DD} = +3.3 \text{ V}$ |
| Source OFF Leakage I _S (OFF) | ±0.01 | | n A trin | $V_{DD} = +3.5 V$ $V_{S} = 3 V/1 V, V_{D} = 1 V/3 V;$ |
| Source OFF Leakage I _S (OFF) | ± 0.01 ± 0.1 | ±0.3 | nA typ nA max | Test Circuit 2 |
| Drain OFF Lookage L (OFF) | | ±0.5 | | |
| Drain OFF Leakage I_D (OFF) | ± 0.01 | ± 0.2 | nA typ | $V_{\rm S} = 3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3 V};$ |
| | ± 0.1 | ±0.3 | nA max | Test Circuit 2 |
| Channel ON Leakage I _D , I _S (ON) | ± 0.01 | 10.2 | nA typ | $V_{\rm S} = V_{\rm D} = 3 \text{ V or } 1 \text{ V};$ |
| | ±0.1 | ±0.3 | nA max | Test Circuit 3 |
| DIGITAL INPUTS | | | | |
| Input High Voltage, V _{INH} | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | 0.4 | V max | |
| Input Current | | | | |
| I _{INL} or I _{INH} | 0.005 | | μA typ | $V_{IN} = V_{INL}$ or V_{INH} |
| | | ± 0.1 | µA max | |
| DYNAMIC CHARACTERISTICS ² | | | | |
| | 16 | | ns tun | $R_{L} = 300 \Omega, C_{L} = 35 pF$ |
| t _{ON} | 10 | 24 | ns typ ns max | $V_{\rm S} = 2$ V, Test Circuit 4 |
| * | 0 | 24 | | $R_{\rm L} = 300 \ \Omega, \ C_{\rm L} = 35 \ pF$ |
| t _{OFF} | 8 | 16 | ns typ | |
| Durch Defens Males Time Deles t | 0 | 16 | ns max | $V_s = 2 V$, Test Circuit 4 |
| Break-Before-Make Time Delay, t_D | 9 | 1 | ns typ | $R_{L} = 300 \Omega, C_{L} = 35 pF$ |
| | | 1 | ns min | $V_{S1} = V_{S2} = 2 V$, Test Circuit 5 |
| Charge Injection | 3 | | pC typ | $V_{\rm S} = 1.5 \text{ V}, \text{ R}_{\rm S} = 0 \Omega, \text{ C}_{\rm L} = 1 \text{ nF};$ |
| Off Is slation | () | | ID to | Test Circuit 6 $P_{1} = 500$ C $= 5 \text{ s} \text{ F}$ f = 10 MHz |
| Off Isolation | -60 | | dB typ | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$ |
| | -80 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; |
| | (2) | | ID to | Test Circuit 7 $P_{1} = 500$ C = 5 $r_{1} = 10$ MHz |
| Channel-to-Channel Crosstalk | -62 | | dB typ | $R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$ |
| | -82 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; |
| Development data 2 dD | 202 | | MTT_ · | Test Circuit 8 |
| Bandwidth –3 dB | 200 | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9 |
| C _s (OFF) | 9 | | pF typ | |
| C _D (OFF) | 37 | | pF typ | |
| $C_D, C_S(ON)$ | 54 | | pF typ | |
| POWER REQUIREMENTS | | | | $V_{DD} = +3.3 V$ |
| - | | | | Digital Inputs = $0 \text{ V or } 3 \text{ V}$ |
| I _{DD} | 0.001 | | μA typ | |
| | 1 | 1.0 | µA max | |

NOTES ¹Temperature ranges are as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG704

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

| V_{DD} to GND $\ldots \ldots \ldots$ |
|---|
| Analog, Digital Inputs ² -0.3 V to V _{DD} +0.3 V or |
| 30 mA, Whichever Occurs First |
| Continuous Current, S or D 30 mA |
| Peak Current, S or D 100 mA |
| (Pulsed at 1 ms, 10% Duty Cycle Max) |
| Operating Temperature Range |
| Industrial (B Version)40°C to +85°C |
| Storage Temperature Range65°C to +150°C |
| Junction Temperature |
| µSOIC Package, Power Dissipation |
| θ_{JA} Thermal Impedance |
| Lead Temperature, Soldering |
| Vapor Phase (60 sec) +215°C |
| Infrared (15 sec) +220°C |
| ESD |
| |

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE


| Model | Temperature Range | Brand ¹ | Package Option ² |
|-----------|------------------------------------|--------------------|--------------------------------|
| ADG704BRM | -40° C to $+85^{\circ}$ C | S9B | RM-10 |

NOTES

 1 Brand = Due to small package size, these three characters represent the part number.

 2 RM = μ SOIC.

PIN CONFIGURATION (10-Lead µSOIC)



TERMINOLOGY

| TERMINOLOU | |
|-----------------------|--|
| V _{DD} | Most positive power supply potential. |
| GND | Ground (0 V) reference. |
| S | Source terminal. May be an input or output. |
| D | Drain terminal. May be an input or output. |
| A0, A1 | Logic control inputs. |
| EN | Logic control input. |
| R _{ON} | Ohmic resistance between D and S. |
| ΔR_{ON} | On resistance match between any two chan- |
| 011 | nels i.e., R _{ON} max–R _{ON} min. |
| R _{FLAT(ON)} | Flatness is defined as the difference between the maximum and minimum value of on resis- tance as measured over the specified analog signal range. |
| I _D (OFF) | Drain leakage current with the switch "OFF." |
| I _S (OFF) | Source leakage current with the switch "OFF." |
| $I_D, I_S (ON)$ | Channel leakage current with the switch "ON." |
| $V_D(V_S)$ | Analog voltage on terminals D, S. |
| C _S (OFF) | "OFF" switch source capacitance. |
| C _D (OFF) | "OFF" switch drain capacitance. |
| $C_D, C_S (ON)$ | "ON" switch capacitance. |
| t _{ON} | Delay between applying the digital control input and the output switching on. See Test Circuit 4. |
| t _{OFF} | Delay between applying the digital control input and the output switching off. |
| t _D | "OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. See Test Circuit 5. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an "OFF" switch. |
| Charge | A measure of the glitch impulse transferred |
| Injection | from the digital input to the analog output during switching. |
| Bandwidth | The frequency at which the output is attenuated by -3 dBs. |
| On Response | The frequency response of the "ON" switch. |
| On Loss | The voltage drop across the "ON" switch, seen on the On Response vs. Frequency plot as how many dBs the signal is away from 0 dB at very low frequencies. |

Table I. Truth Table

| A1 | A0 | EN | ON Switch |
|----|----|----|-----------|
| X | X | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |

CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG704 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Typical Performance Characteristics-ADG704




Figure 1. On Resistance as a Function of $V_{\text{D}}\left(V_{\text{S}}\right)$ Single Supplies




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures; $V_{DD} = 3 V$




Figure 3. On Resistance as a Function of V_D (V_S) for Different Temperatures; $V_{DD} = 5 V$




Figure 4. Supply Current vs. Input Switching Frequency




Figure 5. Off Isolation vs. Frequency




Figure 6. Crosstalk vs. Frequency

ADG704




Figure 7. On Response vs. Frequency




Figure 8. Charge Injection vs. Source Voltage

APPLICATIONS







Figure 9. 4-Channel Video Multiplexing

Test Circuits




Test Circuit 1. On Resistance






Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay, t_D




Test Circuit 6. Charge Injection


ADG704



Test Circuit 7. Off Isolation



Test Circuit 8. Channel-to-Channel Crosstalk




Test Circuit 9. Bandwidth

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

10-Lead μSOIC (RM-10)



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G SN74LV4051APWR HEF4053BT.653 ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 LTC4305IDHD#PBF CD4053BPWRG4 74HC4053D.653 74HCT4052PW.118 74LVC2G53DP.125 74HC4052DB.112 74HC4052PW.112 74HC4053DB.112 74HC4067DB.112 74HC4351DB.112 74HCT4052D.112 74HCT4052DB.112 74HCT4053DB.112 74HCT4067D.112 74HC4053DB.112 74HC4067DB.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ AD7506JNZ