

CMOS Low Voltage 4 Ω , 4-Channel Multiplexer

ADG704


FEATURES

+1.8 V to +5.5 V Single Supply 2.5 Ω (Typ) On Resistance Low On-Resistance Flatness -3 dB Bandwidth >200 MHz Rail-to-Rail Operation 10-Lead μ SOIC Package Fast Switching Times t_{ON} 20 ns t_{OFF} 13 ns Typical Power Consumption (<0.01 μ W)

TTL/CMOS Compatible
APPLICATIONS
Battery Powered Systems
Communication Systems
Sample-and-Hold Systems
Audio Signal Routing

Data Acquisition System Video Switching

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG704 is a CMOS analog multiplexer, comprising four single channels. This multiplexer is designed on an advanced submicron process that provides low power dissipation yet gives high switching speed, low on resistance, low leakage currents and high bandwidths.

The on resistance profile is very flat over the full analog signal range. This ensures excellent linearity and low distortion when switching audio signals. Fast switching speed also makes the part suitable for video signal switching.

The ADG704 can operate from a single supply range of +1.8 V to +5.5 V, making it ideal for use in battery powered instruments and with the new generation of DACs and ADCs from Analog Devices.

The ADG704 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1 and EN. A Logic "0" on the EN pin disables the device.

Each switch of the ADG704 conducts equally well in both directions when ON. The ADG704 exhibits break-before-make switching action.

The ADG704 is available in 10-lead $\mu SOIC$ package.

PRODUCT HIGHLIGHTS

- 1. +1.8 V to +5.5 V Single Supply Operation.
 The ADG704 offers high performance and is fully specified and guaranteed with +3 V and +5 V supply rails.
- 2. Very Low R_{ON} (4.5 Ω Max at 5 V, 8 Ω Max at 3 V). At supply voltage of +1.8 V, R_{ON} is typically 35 Ω over the temperature range.
- 3. Low On-Resistance Flatness.
- 4. -3 dB Bandwidth Greater than 200 MHz.
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. Fast t_{ON}/t_{OFF}.
- 7. Break-Before-Make Switching Action.
- 8. 10-Lead μSOIC Package.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\label{eq:continuous} \textbf{ADG704-SPECIFICATIONS}^{1} \ \ \substack{(V_{DD} \,=\, +5\ V\,\pm\,10\%,\ \text{GND}\,=\, 0\ V.\ \text{All Specifications}\,-40^{\circ}\text{C to}\,+85^{\circ}\text{C, unless}} \\ \text{otherwise noted.})$

	B Version -40°C to				
Parameter	+25°C	+85°C	Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0~V~to~V_{\mathrm{DD}}$	V		
On-Resistance (R _{ON})	2.5		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA};$	
	4	4.5	Ω max	Test Circuit 1	
On-Resistance Match Between					
Channels (ΔR_{ON})		0.1	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$	
		0.4	Ω max		
On-Resistance Flatness (R _{FLAT(ON)})	0.75		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$	
		1.2	Ω max		
LEAKAGE CURRENTS				$V_{\rm DD} = +5.5 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$	
Source of 1 Leanings 15 (Of 1)	±0.1	±0.3	nA max	Test Circuit 2	
Drain OFF Leakage I _D (OFF)	±0.01	±0.5	nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$	
Diam off Zeamage in (off)	±0.1	±0.3	nA max	Test Circuit 2	
Channel ON Leakage ID, IS (ON)	±0.01	_ 0.3	nA typ	$V_S = V_D = 4.5 \text{ V or } 1 \text{ V};$	
Citation Civ Denning 1 _D , 1 ₃ (Civ)	±0.1	±0.3	nA max	Test Circuit 3	
DIGITAL DIDITIO					
DIGITAL INPUTS		2.4			
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current	0.005			X7 - X7 X7	
I _{INL} or I _{INH}	0.005	±0.1	μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$	
		±0.1	μA max		
DYNAMIC CHARACTERISTICS ²					
t_{ON}	14		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		20	ns max	$V_S = 3 V$, Test Circuit 4	
$t_{ m OFF}$	6		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
	_	13	ns max	$V_S = 3 \text{ V}$, Test Circuit 4	
Break-Before-Make Time Delay, t _D	8		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
		1	ns min	$V_{S1} = V_{S2} = 3 \text{ V, Test Circuit 5}$	
Charge Injection	3		pC typ	$V_S = 2 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$	
007 13	60		170	Test Circuit 6	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
Channel to Channel Court	60		4D 4	Test Circuit 7	
Channel-to-Channel Crosstalk	-62 82		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
	-82		dB typ		
Bandwidth –3 dB	200		МЦз	Test Circuit 8	
C _S (OFF)	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9	
$C_{S}(OFF)$ $C_{D}(OFF)$	37		pF typ pF typ		
C_D (OFF) C_D , C_S (ON)	54		pF typ		
)4		pr typ		
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}$	
_				Digital Inputs = 0 V or 5 V	
I_{DD}	0.001		μA typ		
		1.0	μA max		

Specifications subject to change without notice.

REV. A -2-

NOTES ¹Temperature ranges are as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

 $\textbf{SPECIFICATIONS}^{1} \text{ (V}_{DD} = +3 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V}. \text{ All Specifications} -40^{\circ}\text{C to} +85^{\circ}\text{C}, \text{ unless otherwise noted.)}$

	B Version			
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V_{DD}	V	
On-Resistance (R _{ON})	4.5	5	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA};$
(010		8	Ω max	Test Circuit 1
On-Resistance Match Between				
Channels (ΔR_{ON})	0.1		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$
		0.4	Ω max	<i>BB</i> , <i>B</i>
On-Resistance Flatness (R _{FLAT(ON)})		2.5	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = -10 \text{ mA}$
LEAKAGE CURRENTS				$V_{\rm DD} = +3.3 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{S} = 3 \text{ V/1 V}, V_{D} = 1 \text{ V/3 V};$
Source Of T Leakage Is (OTT)	±0.01	±0.3	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.1 ±0.01	±0.5	nA typ	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$
Diani Off Leakage ID (Off)	±0.01	±0.3	nA typ	$V_S = 3 V/1 V, V_D = 1 V/3 V,$ Test Circuit 2
Channel ON Leakage I I (ON)	±0.1 ±0.01	±0.9		$V_S = V_D = 3 \text{ V or } 1 \text{ V};$
Channel ON Leakage I _D , I _S (ON)	±0.01 ±0.1	±0.3	nA typ nA max	$V_S - V_D - 3 V \text{ of } 1 V;$ Test Circuit 3
	±0.1	±0.3	па шах	1 est Gircuit 3
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.4	V max	
Input Current				
I_{INL} or I_{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		±0.1	μA max	
DYNAMIC CHARACTERISTICS ²				
t_{ON}	16		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
		24	ns max	$V_S = 2 \text{ V}$, Test Circuit 4
$t_{ m OFF}$	8		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
011		16	ns max	$V_S = 2 \text{ V}$, Test Circuit 4
Break-Before-Make Time Delay, t _D	9		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
••• •		1	ns min	$V_{S1} = V_{S2} = 2 \text{ V}$, Test Circuit 5
Charge Injection	3		pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
,			1 01	Test Circuit 6
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				Test Circuit 7
Channel-to-Channel Crosstalk	-62		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-82		dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF, f} = 1 \text{ MHz;}$
				Test Circuit 8
Bandwidth -3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; Test Circuit 9
C_{S} (OFF)	9		pF typ	
$C_{\rm D}$ (OFF)	37		pF typ	
$C_D, C_S(ON)$	54		pF typ	
POWER REQUIREMENTS			-	$V_{\rm DD} = +3.3 \text{ V}$
TOWER REQUIREMENTS				Digital Inputs = 0 V or 3 V
-	0.001		μA typ	Digital Inputs – 0 v 01 5 v
$I_{ m DD}$				

REV. A -3-

NOTES ¹Temperature ranges are as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG704

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.


ORDERING GUIDE

Model	Temperature Range	Brand ¹	Package Option ²
ADG704BRM	−40°C to +85°C	S9B	RM-10

NOTES

¹Brand = Due to small package size, these three characters represent the part number.

PIN CONFIGURATION (10-Lead μSOIC)



TERMINOLOGY

TERMINOLOG	Ϋ́	
$V_{ m DD}$	Most positive power supply potential.	
GND	Ground (0 V) reference.	
S	Source terminal. May be an input or output.	
D	Drain terminal. May be an input or output.	
A0, A1	Logic control inputs.	
EN	Logic control input.	
R_{ON}	Ohmic resistance between D and S.	
$\Delta R_{ m ON}$	On resistance match between any two channels i.e., $R_{\rm ON}$ max $-R_{\rm ON}$ min.	
R _{FLAT(ON)}	Flatness is defined as the difference between the maximum and minimum value of on resis- tance as measured over the specified analog signal range.	
I _D (OFF)	Drain leakage current with the switch "OFF."	
I _S (OFF)	Source leakage current with the switch "OFF."	
$I_D, I_S (ON)$	Channel leakage current with the switch "ON."	
$V_{D}(V_{S})$	Analog voltage on terminals D, S.	
C_{S} (OFF)	"OFF" switch source capacitance.	
C_D (OFF)	"OFF" switch drain capacitance.	
C_D , C_S (ON)	"ON" switch capacitance.	
t_{ON}	Delay between applying the digital control input and the output switching on. See Test Circuit 4.	
t _{OFF}	Delay between applying the digital control input and the output switching off.	
t_D	"OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another. See Test Circuit 5.	
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.	
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.	
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.	
Bandwidth	The frequency at which the output is attenuated by –3 dBs.	
On Response	The frequency response of the "ON" switch.	
On Loss	The voltage drop across the "ON" switch, seen on the On Response vs. Frequency plot as how many dBs the signal is away from 0 dB at very low frequencies.	

Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG704 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



 $^{{}^{2}}RM = \mu SOIC.$

Typical Performance Characteristics—ADG704




Figure 1. On Resistance as a Function of V_D (V_S) Single Supplies




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures; $V_{DD} = 3 \text{ V}$




Figure 3. On Resistance as a Function of V_D (V_S) for Different Temperatures; $V_{DD} = 5 \ V$




Figure 4. Supply Current vs. Input Switching Frequency




Figure 5. Off Isolation vs. Frequency




Figure 6. Crosstalk vs. Frequency

REV. A -5-

ADG704




Figure 7. On Response vs. Frequency




Figure 8. Charge Injection vs. Source Voltage

APPLICATIONS






Figure 9. 4-Channel Video Multiplexing

-6-


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Times





Test Circuit 5. Break-Before-Make Time Delay, t_D



Test Circuit 6. Charge Injection


REV. A -7-





Test Circuit 7. Off Isolation

Test Circuit 8. Channel-to-Channel Crosstalk




Test Circuit 9. Bandwidth

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

10-Lead μSOIC (RM-10)



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below:

NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC
PI2SSD3212NCE NLAS3257CMX2TCG PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX
MUX36S16IRSNR TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ SN74LV4051APWR HEF4053BT.653
PI3L720ZHEX ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7
LTC4305IDHD#PBF CD4053BPWRG4 74HC4053D.653 74HCT4052PW.118 74LVC2G53DP.125 74HC4052DB.112 74HC4052PW.112
74HC4053DB.112 74HC4067DB.112 74HC4351DB.112 74HCT4052D.112 74HCT4052DB.112 74HCT4053DB.112 74HCT4067D.112
74HCT4351D.112 74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ
ADG1438BRUZ