ANALOG DEVICES

## Data Sheet

## FEATURES

Operating RF and LO frequency: $\mathbf{7 0 0} \mathbf{~ M H z}$ to $2.7 \mathbf{G H z}$ Input IP3
33.5 dBm @ 900 MHz
30.5 dBm @1900 MHz

Input IP2: > 70 dBm @ $900 \mathbf{M H z}$
Input P1dB: $\mathbf{1 4 . 7 \text { dBm @ } 9 0 0 \mathbf { M H z } , ~}$
Noise figure (NF)
14.0 dB @ 900 MHz
15.6 dB @ 1900 MHz

Voltage conversion gain: ~4 dB
Quadrature demodulation accuracy
Phase accuracy: $\sim 0.2^{\circ}$
Amplitude balance: $\sim 0.05 \mathrm{~dB}$
Demodulation bandwidth: ~370 MHz
Baseband I/Q drive: 2 V p-p into $200 \Omega$
Single 5 V supply

## APPLICATIONS

Cellular W-CDMA/CDMA/CDMA2000/GSM
Microwave point-to-(multi)point radios
Broadband wireless and WiMAX

## GENERAL DESCRIPTION

The ADL5382 is a broadband quadrature I-Q demodulator that covers an RF input frequency range from 700 MHz to 2.7 GHz . With a $\mathrm{NF}=14 \mathrm{~dB}, \mathrm{IP} 1 \mathrm{~dB}=14.7 \mathrm{dBm}$, and IIP3 $=33.5 \mathrm{dBm}$ at 900 MHz , the ADL5382 demodulator offers outstanding dynamic range suitable for the demanding infrastructure direct-conversion requirements. The differential RF inputs provide a well-behaved broadband input impedance of $50 \Omega$ and are best driven from a 1:1 balun for optimum performance.
Excellent demodulation accuracy is achieved with amplitude and phase balances $\sim 0.05 \mathrm{~dB}$ and $\sim 0.2^{\circ}$, respectively. The demodulated in-phase (I) and quadrature ( Q ) differential outputs are fully buffered and provide a voltage conversion gain of $\sim 4 \mathrm{~dB}$. The buffered baseband outputs are capable of driving a 2 V p-p differential signal into $200 \Omega$.

The fully balanced design minimizes effects from second-order distortion. The leakage from the LO port to the RF port is $<-65 \mathrm{dBc}$. Differential dc offsets at the I and Q outputs are typically $<10 \mathrm{mV}$. Both of these factors contribute to the excellent IIP2 specifications which is $>60 \mathrm{dBm}$.
The ADL5382 operates off a single 4.75 V to 5.25 V supply. The supply current is adjustable with an external resistor from the BIAS pin to ground.

The ADL5382 is fabricated using the Analog Devices, Inc., advanced Silicon-Germanium bipolar process and is available in a 24 -lead exposed paddle LFCSP.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result fromits use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADL5382

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions ..... 6
Typical Performance Characteristics ..... 7
Distributions for $\mathrm{f}_{\mathrm{RF}}=900 \mathrm{MHz}$ ..... 10
Distributions for $\mathrm{f}_{\mathrm{RF}}=1900 \mathrm{MHz}$ ..... 11
Distributions for $\mathrm{f}_{\mathrm{RF}}=2700 \mathrm{MHz}$ ..... 12
Circuit Description ..... 13
LO Interface ..... 13
V-to-I Converter ..... 13
Mixers. ..... 13
REVISION HISTORY
5/12—Rev. 0 to Rev. A
Added $\theta_{\mathrm{JC}}=3^{\circ} \mathrm{C} / \mathrm{W}$ to Table 2 ..... 5
Added EPAD Note to Figure 2 ..... 6
Updated Outline Dimensions ..... 27
3/08—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{LO}}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=4.5 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm}$, BIAS pin open, $\mathrm{Z}_{\mathrm{O}}=50 \Omega$, unless otherwise noted. Baseband outputs differentially loaded with $450 \Omega$. Loss of the balun used to drive the RF port was de-embedded from these measurements.

Table 1.

| Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING CONDITIONS <br> LO and RF Frequency Range |  | 0.7 |  | 2.7 | GHz |
| LO INPUT Input Return Loss LO Input Level | LOIP, LOIN <br> LO driven differentially through a balun at 900 MHz | -6 | $\begin{aligned} & -11 \\ & 0 \end{aligned}$ | +6 | dB dBm |
| I/Q BASEBAND OUTPUTS <br> Voltage Conversion Gain <br> Demodulation Bandwidth <br> Quadrature Phase Error <br> I/Q Amplitude Imbalance <br> Output DC Offset (Differential) <br> Output Common Mode <br> 0.1 dB Gain Flatness <br> Output Swing <br> Peak Output Current | QHI, QLO, IHI, ILO <br> $450 \Omega$ differential load on I and Q outputs at 900 MHz <br> $200 \Omega$ differential load on I and Q outputs at 900 MHz <br> 1 V p-p signal, 3 dB bandwidth <br> At 900 MHz <br> 0 dBm LO input at 900 MHz <br> Differential $200 \Omega$ load <br> Each pin |  | $\begin{aligned} & 3.9 \\ & 3.0 \\ & 370 \\ & 0.2 \\ & 0.05 \\ & \pm 5 \\ & \text { VPOS - } 2.8 \\ & 50 \\ & 2 \\ & 12 \\ & \hline \end{aligned}$ |  | dB <br> dB <br> MHz <br> Degrees <br> dB <br> mV <br> V <br> MHz <br> Vp-p <br> mA |
| POWER SUPPLIES <br> Voltage <br> Current | VPA, VPL, VPB, VPX <br> BIAS pin open $\mathrm{R}_{\mathrm{B} A \mathrm{~A}}=4 \mathrm{k} \Omega$ | 4.75 | $\begin{aligned} & 220 \\ & 196 \\ & \hline \end{aligned}$ | 5.25 | V <br> mA <br> mA |
| DYNAMIC PERFORMANCE at $\mathrm{RF}=900 \mathrm{MHz}$ <br> Conversion Gain <br> Input P1dB <br> Second-Order Input Intercept (IIP2) <br> Third-Order Input Intercept (IIP3) <br> LO to RF <br> RF to LO <br> IQ Magnitude Imbalance <br> IQ Phase Imbalance <br> LO to IQ <br> Noise Figure <br> Noise Figure under Blocking Conditions | -5 dBm each input tone <br> -5 dBm each input tone <br> RFIN, RFIP terminated in $50 \Omega$ <br> LOIN, LOIP terminated in $50 \Omega$ <br> RFIN, RFIP terminated in $50 \Omega$ <br> With a -5 dBm interferer 5 MHz away |  | $\begin{aligned} & 3.9 \\ & 14.7 \\ & 73 \\ & 33.5 \\ & -92 \\ & -89 \\ & 0.05 \\ & 0.2 \\ & -43 \\ & 14.0 \\ & 19.9 \end{aligned}$ |  | dB <br> dBm <br> dBm <br> dBm <br> dBm <br> dBc <br> dB <br> Degrees <br> dBm <br> dB <br> dB |
| DYNAMIC PERFORMANCE at RF $=1900 \mathrm{MHz}$ <br> Conversion Gain <br> Input P1dB <br> Second-Order Input Intercept (IIP2) <br> Third-Order Input Intercept (IIP3) <br> LO to RF <br> RF to LO <br> IQ Magnitude Imbalance <br> IQ Phase Imbalance <br> LO to IQ <br> Noise Figure <br> Noise Figure under Blocking Conditions | -5 dBm each input tone <br> -5 dBm each input tone RFIN, RFIP terminated in $50 \Omega$ LOIN, LOIP terminated in $50 \Omega$ <br> RFIN, RFIP terminated in $50 \Omega$ <br> With a -5 dBm interferer 5 MHz away |  | $\begin{aligned} & 3.9 \\ & 14.4 \\ & 65 \\ & 30.5 \\ & -71 \\ & -78 \\ & 0.05 \\ & 0.2 \\ & -41 \\ & 15.6 \\ & 20.5 \\ & \hline \end{aligned}$ |  | dB <br> dBm <br> dBm <br> dBm <br> dBm <br> dBc <br> dB <br> Degrees <br> dBm <br> dB <br> dB |

## ADL5382

| Parameter | Condition | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- |
| Unit |  |  |  |  |
| DYNAMIC PERFORMANCE at RF $=2700 \mathrm{MHz}$ | RFIP, RFIN |  |  |  |
| Conversion Gain |  | 3.3 |  |  |
| Input P1dB |  | 14.5 | dB |  |
| Second-Order Input Intercept (IIP2) | -5 dBm each input tone | 52 | dBm |  |
| Third-Order Input Intercept (IIP3) | -5 dBm each input tone | 28.3 | dBm |  |
| LO to RF | RFIN, RFIP terminated in $50 \Omega, 1 \times$ LO appearing at RF port | -70 | dBm |  |
| RF to LO | LOIN, LOIP terminated in $50 \Omega$ | -55 | dBm |  |
| IQ Magnitude Imbalance |  | 0.16 | dBc |  |
| IQ Phase Imbalance |  | 0.1 | dB |  |
| LO to IQ | RFIN, RFIP terminated in $50 \Omega, 1 \times$ LO appearing at BB port | -42 | Degrees |  |
| Noise Figure |  | 17.6 | dBm |  |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (VPA, VPL, VPB, VPX) | 5.5 V |
| LO Input Power | $13 \mathrm{dBm}($ re: $50 \Omega)$ |
| RF Input Power | $15 \mathrm{dBm}($ re: $50 \Omega)$ |
| Internal Maximum Power Dissipation | 1230 mW |
| $\theta_{\mathrm{JA}}$ | $54^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{J}}$ | $3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| $\bigcirc$ | 24 | 23 | 22 | 21 | 20 | 19 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\begin{aligned} & \text { CMRF } \\ & \text { VPA } \end{aligned}$ | CMRF | RFIP | RFIN | CMRF | VPX | 18 |
| 2 | сом |  |  |  |  | VPB | 17 |
| 3 | BIAS | ADL5382 QHI 16 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 4 | VPL |  | TOP VIEW (Not to Scale) |  |  | QLO | 15 |
| 5 | VPL |  |  |  |  | IHI | 14 |
| 6 | VPL | LOIP |  |  |  | ILO | 13 |
|  | $\begin{aligned} & \text { CML } \\ & 7 \end{aligned}$ |  | $\begin{aligned} & \text { LOIN } \\ & \hline 9 \end{aligned}$ | $\begin{aligned} & \text { CML } \\ & 10 \end{aligned}$ | $\begin{aligned} & \text { CML } \\ & 11 \end{aligned}$ | COM <br> 12 |  |

NOTES

1. CONNECT THE EXPOSED PAD TO A LOW IMPEDANCE THERMAL AND ELECTRICAL GROUND PLANE.

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,4 \text { to } 6 \\ & 17 \text { to } 19 \end{aligned}$ | VPA, VPL, VPB, VPX | Supply. Positive supply for LO, IF, biasing, and baseband sections. These pins should be decoupled to the board ground using appropriate-sized capacitors. |
| $\begin{aligned} & 2,7,10 \text { to } 12, \\ & 20,23,24 \end{aligned}$ | COM, CML, CMRF | Ground. Connect to a low impedance ground plane. |
| 3 | BIAS | Bias Control. A resistor (RBIAS) can be connected between BIAS and COM to reduce the mixer core current. The default setting for this pin is open. |
| 8,9 | LOIP, LOIN | Local Oscillator Input. Pins must be ac-coupled. A differential drive through a balun (recommended balun is the M/A-COM ETC1-1-13) is necessary to achieve optimal performance. |
| 13 to 16 | ILO, IHI, QLO, QHI | I Channel and Q Channel Mixer Baseband Outputs. These outputs have a $50 \Omega$ differential output impedance ( $25 \Omega$ per pin). The bias level on these pins is equal to VPOS -2.8 V . Each output pair can swing 2 V p-p (differential) into a load of $200 \Omega$. Output 3 dB bandwidth is 370 MHz . |
| 21, 22 | RFIN, RFIP EP | RF Input. A single-ended $50 \Omega$ signal can be applied to the RF inputs through a 1:1 balun (recommended balun is the M/A-COM ETC1-1-13). Ground-referenced inductors must also be connected to RFIP and RFIN (recommended values $=33 \mathrm{nH}$ ). <br> Exposed Paddle. Connect to a low impedance thermal and electrical ground plane. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{LO}$ drive level $=0 \mathrm{dBm}, \mathrm{R}_{\text {BIAS }}=$ open, RF input balun loss is de-embedded, unless otherwise noted.


Figure 3. Conversion Gain and Input IP1 dB Compression Point (IP1dB) vs. RF Frequency


Figure 4. Input Third-Order Intercept (IIP3) and
Input Second-Order Intercept Point (IIP2) vs. RF Frequency


Figure 5. IQ Gain Mismatch vs. RF Frequency


Figure 6. Normalized IQ Baseband Frequency Response


Figure 7. Noise Figure vs. RF Frequency


Figure 8. IQ Quadrature Phase Error vs. RF Frequency


Figure 9. Conversion Gain, IP1dB, Noise Figure, IIP3, and IIP2 vs. LO Level, $f_{R F}=900 \mathrm{MHz}$


Figure 10. IIP3, Noise Figure, and Supply Current vs. RBAS, $f_{R F}=900 \mathrm{MHz}$


Figure 11. Noise Figure vs. Input Blocker Level, $f_{R F}=900 \mathrm{MHz}, 1900 \mathrm{MHz}$ (RF Blocker 5 MHz Offset)


Figure 12. Conversion Gain, IP1dB, Noise Figure, IIP3, and IIP2 vs.
LO Level, $f_{R F}=1900 \mathrm{MHz}$


Figure 13. IIP3 and Noise Figure vs. $R_{B A A S}, f_{R F}=1900 \mathrm{MHz}$


Figure 14. Conversion Gain, IP1dB,IIP2_I, and IIP2_Q vs. $R_{\text {BIAS }}, f_{R F}=900 \mathrm{MHz}, 1900 \mathrm{MHz}$


Figure 15. IP1dB, IIP3, and IIP2 vs. Baseband Frequency


Figure 16. LO-to-BB Leakage vs. LO Frequency


Figure 17. RF Port Return Loss vs. RF Frequency Measured on a Characterization Board through an ETC1-1-13 Balun with 33 nH Bias Inductors


Figure 18. LO-to-RF Leakage vs. LO Frequency


Figure 19. RF-to-LO Leakage vs. RF Frequency


Figure 20. LO Port Return Loss vs. LO Frequency Measured on Characterization Board through an ETC1-1-13 Balun

## DISTRIBUTIONS FOR $\mathrm{f}_{\mathrm{RF}}=\mathbf{9 0 0} \mathbf{~ M H z}$



Figure 21. IIP3 Distributions, $f_{R F}=900 \mathrm{MHz}$


Figure 22. IP1dB Distributions, $f_{R F}=900 \mathrm{MHz}$


Figure 23. IQ Gain Mismatch Distributions, $f_{R F}=900 \mathrm{MHz}$


Figure 24. IIP2 Distributions for I Channel and Q Channel, $f_{R F}=900 \mathrm{MHz}$


Figure 25. Noise Figure Distributions, $f_{R F}=900 \mathrm{MHz}$


Figure 26. IQ Quadrature Phase Error Distributions, $f_{R F}=900 \mathrm{MHz}$

## DISTRIBUTIONS FOR $\mathrm{f}_{\mathrm{RF}}=1900 \mathrm{MHz}$



Figure 27. IIP3 Distributions, $f_{R F}=1900 \mathrm{MHz}$


Figure 28. IP1dB Distributions, $f_{R F}=1900 \mathrm{MHz}$


Figure 29. IQ Gain Mismatch Distributions, $f_{R F}=1900 \mathrm{MHz}$


Figure 30. IIP2 Distributions for I Channel and Q Channel, $f_{R F}=1900 \mathrm{MHz}$


Figure 31. Noise Figure Distributions, $f_{R F}=1900$ MHz


Figure 32. IQ Quadrature Phase Error Distributions, $f_{\text {RF }}=1900 \mathrm{MHz}$

## DISTRIBUTIONS FOR $\mathrm{f}_{\mathrm{RF}}=\mathbf{2 7 0 0} \mathbf{~ M H z}$



Figure 33. IIP3 Distributions, $f_{R F}=2700 \mathrm{MHz}$


Figure 34. IP1dB Distributions, $f_{R F}=2700 \mathrm{MHz}$


Figure 35. IQ Gain Mismatch Distributions, $f_{\text {RF }}=2700$ MHz


Figure 36. IIP2 Distributions for I Channel and Q Channel, $f_{R F}=2700 \mathrm{MHz}$


Figure 37. Noise Figure Distributions, $f_{R F}=2700 \mathrm{MHz}$


Figure 38. IQ Quadrature Phase Error Distributions, $f_{R F}=2700 \mathrm{MHz}$

## CIRCUIT DESCRIPTION

The ADL5382 can be divided into five sections: the local oscillator (LO) interface, the RF voltage-to-current (V-to-I) converter, the mixers, the differential emitter follower outputs, and the bias circuit. A detailed block diagram of the device is shown in Figure 39.


Figure 39. Block Diagram
The LO interface generates two LO signals at $90^{\circ}$ of phase difference to drive two mixers in quadrature. RF signals are converted into currents by the V-to-I converters that feed into the two mixers. The differential I and Q outputs of the mixers are buffered via emitter followers. Reference currents to each section are generated by the bias circuit. A detailed description of each section follows.

## LO INTERFACE

The LO interface consists of a polyphase quadrature splitter followed by a limiting amplifier. The LO input impedance is set by the polyphase, which splits the LO signal into two differential signals in quadrature. Each quadrature LO signal then passes through a limiting amplifier that provides the mixer with a limited drive signal. For optimal performance, the LO inputs must be driven differentially.

## V-TO-I CONVERTER

The differential RF input signal is applied to a resistively degenerated common base stage, which converts the differential input voltage to output currents. The output currents then modulate the two half frequency LO carriers in the mixer stage.

## MIXERS

The ADL5382 has two double-balanced mixers: one for the in-phase channel (I channel) and one for the quadrature channel ( Q channel). These mixers are based on the Gilbert cell design of four cross-connected transistors. The output currents from the two mixers are summed together in the resistive loads that then feed into the subsequent emitter follower buffers.

## EMITTER FOLLOWER BUFFERS

The output emitter followers drive the differential I and Q signals off-chip. The output impedance is set by on-chip $25 \Omega$ series resistors that yield a $50 \Omega$ differential output impedance for each baseband port. The fixed output impedance forms a voltage divider with the load impedance that reduces the effective gain. For example, a $500 \Omega$ differential load has 1 dB lower effective gain than a high $(10 \mathrm{k} \Omega)$ differential load impedance.

## BIAS CIRCUIT

A band gap reference circuit generates the proportional-toabsolute temperature (PTAT) as well as temperature-independent reference currents used by different sections. The mixer current can be reduced via an external resistor between the BIAS pin and ground. When the BIAS pin is open, the mixer runs at maximum current and therefore the greatest dynamic range. The mixer current can be reduced by placing a resistance to ground; therefore, reducing overall power consumption, noise figure, and IIP3. The effect on each of these parameters is shown in Figure 10, Figure 13, and Figure 14.

## APPLICATIONS INFORMATION

## BASIC CONNECTIONS

Figure 41 shows the basic connections schematic for the ADL5382.

## POWER SUPPLY

The nominal voltage supply for the ADL5382 is 5 V and is applied to the VPA, VPB, VPL, and VPX pins. Ground should be connected to the COM, CML, and CMRF pins. The exposed paddle on the underside of the package should also be soldered to a low thermal and electrical impedance ground plane. If the ground plane spans multiple layers on the circuit board, these layers should be stitched together with nine vias under the exposed paddle. The Application Note AN-772 discusses the thermal and electrical grounding of the LFCSP in detail. Each of the supply pins should be decoupled using two capacitors; recommended capacitor values are 100 pF and $0.1 \mu \mathrm{~F}$.

## LOCAL OSCILLATOR (LO) INPUT

For optimum performance, the LO port should be driven differentially through a balun. The recommended balun is the M/A-COM ETC1-1-13. The LO inputs to the device should be ac-coupled with 1000 pF capacitors. The LO port is designed for a broadband $50 \Omega$ match from 700 MHz to 2.7 GHz . The LO return loss can be seen in Figure 20. Figure 40 shows the LO input configuration.


Figure 40. Differential LO Drive
The recommended LO drive level is between -6 dBm and +6 dBm .
The applied LO frequency range is between 700 MHz and 2.7 GHz .


## RF INPUT

The RF inputs have a differential input impedance of approximately $50 \Omega$. For optimum performance, the RF port should be driven differentially through a balun. The recommended balun is the M/A-COM ETC1-1-13. The RF inputs to the device should be ac-coupled with 1000 pF capacitors. Ground-referenced choke inductors must also be connected to RFIP and RFIN (the recommended value is 33 nH , Coilcraft 0603CS-33NX) for appropriate biasing. Several important aspects must be taken into account when selecting an appropriate choke inductor for this application. First, the inductor must be able to handle the approximately 40 mA of standing dc current being delivered from each of the RF input pins (RFIP, RFIN). The suggested 0603 inductor has a 600 mA current rating. The purpose of the choke inductors is to provide a very low resistance dc path to ground and high ac impedance at the RF frequency so as not to affect the RF input impedance. A choke inductor that has a selfresonant frequency greater than the RF input frequency ensures that the choke is still looking inductive and therefore has a more predictable ac impedance ( $\mathrm{j} \omega \mathrm{L}$ ) at the RF frequency. Figure 42 shows the RF input configuration.


Figure 42. RF Input

The differential RF port return loss is characterized as shown in Figure 43.


Figure 43. Differential RF Port Return Loss

## BASEBAND OUTPUTS

The baseband outputs QHI, QLO, IHI, and ILO are fixed impedance ports. Each baseband pair has a $50 \Omega$ differential output impedance. The outputs can be presented with differential loads as low as $200 \Omega$ (with some degradation in gain) or high impedance differential loads ( $500 \Omega$ or greater impedance yields the same excellent linearity) that is typical of an ADC. The TCM9-1 9:1 balun converts the differential IF output to singleended. When loaded with $50 \Omega$, this balun presents a $450 \Omega$ load to the device. The typical maximum linear voltage swing for these outputs is 2 V p-p differential. The bias level on these pins is equal to VPOS - 2.8 V . The output 3 dB bandwidth is 370 MHz . Figure 44 shows the baseband output configuration.


Figure 44. Baseband Output Configuration

## ERROR VECTOR MAGNITUDE (EVM) PERFORMANCE

EVM is a measure used to quantify the performance of a digital radio transmitter or receiver. A signal received by a receiver would have all constellation points at the ideal locations; however, various imperfections in the implementation (such as magnitude imbalance, noise floor, and phase imbalance) cause the actual constellation points to deviate from the ideal locations.
The ADL5382 shows excellent EVM performance for various modulation schemes. Figure 45 shows the EVM performance of the ADL5382 with a 16 QAM, 200 kHz low IF.


Figure 45. $E V M, R F=900 \mathrm{MHz}, I F=200 \mathrm{kHz}$ vs. RF Input Power for a 16 QAM 160 ksym/s Signal
Figure 46 shows the zero-IF EVM performance of a 10 MHz IEEE 802.16e WiMAX signal through the ADL5382. The differential dc offsets on the ADL5382 are in the order of a few millivolts. However, ac coupling the baseband outputs with $10 \mu \mathrm{~F}$ capacitors eliminates dc offsets and enhances EVM performance. With a 10 MHz BW signal, $10 \mu \mathrm{~F}$ ac coupling capacitors with the $500 \Omega$ differential load results in a high-pass corner frequency of $\sim 64 \mathrm{~Hz}$, which absorbs an insignificant amount of modulated signal energy from the baseband signal. By using ac-coupling capacitors at the baseband outputs, the dc offset effects, which can limit dynamic range at low input power levels, can be eliminated.


Figure 46. EVM, RF $=2.6 \mathrm{GHz}, \mathrm{IF}=0 \mathrm{~Hz}$ vs. RF Input Power for a 16 QAM 10 MHz Bandwidth Mobile WiMAX Signal (AC-Coupled Baseband Outputs)

Figure 47 exhibits multiple W-CDMA low-IF EVM performance curves over a wide RF input power range into the ADL5382. In the case of zero-IF, the noise contribution by the vector signal analyzer becomes predominant at lower power levels, making it difficult to measure SNR accurately.


Figure 47. $E V M, R F=1900 \mathrm{MHz}$, $I F=0 \mathrm{~Hz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}$, and 7.5 MHz vs. $R F$ Input Power for a W-CDMA Signal (AC-Coupled Baseband Outputs)


Figure 48. Illustration of the Image Problem

## LOW IF IMAGE REJECTION

The image rejection ratio is the ratio of the intermediate frequency (IF) signal level produced by the desired input frequency to that produced by the image frequency. The image rejection ratio is expressed in decibels. Appropriate image rejection is critical because the image power can be much higher than that of the desired signal, thereby plaguing the down conversion process. Figure 48 illustrates the image problem. If the upper sideband (lower sideband) is the desired band, a $90^{\circ}$ shift to the Q channel (I channel) cancels the image at the lower sideband (upper sideband). Phase and gain balance between I and Q channels are critical for high levels of image rejection.
Figure 49 shows the excellent image rejection capabilities of the ADL5382 for low IF applications, such as W-CDMA. The ADL5382 exhibits image rejection greater than 45 dB over a broad frequency range.


Figure 49. Image Rejection vs. RF Frequency for a W-CDMA Signal, IF $=2.5 \mathrm{MHz}, 5 \mathrm{MHz}$, and 7.5 MHz

## EXAMPLE BASEBAND INTERFACE

In most direct conversion receiver designs, it is desirable to select a wanted carrier within a specified band. The desired channel can be demodulated by tuning the LO to the appropriate carrier frequency. If the desired RF band contains multiple carriers of interest, the adjacent carriers would also be down converted to a lower IF frequency. These adjacent carriers can be problematic if they are large relative to the wanted carrier as they can overdrive the baseband signal detection circuitry. As a result, it is often necessary to insert a filter to provide sufficient rejection of the adjacent carriers.

It is necessary to consider the overall source and load impedance presented by the ADL5382 and ADC input to design the filter network. The differential baseband output impedance of the ADL5382 is $50 \Omega$. The ADL5382 is designed to drive a high impedance ADC input. It may be desirable to terminate the ADC input down to lower impedance by using a terminating resistor, such as $500 \Omega$. The terminating resistor helps to better define the input impedance at the ADC input at the cost of a slightly reduced gain (see the Circuit Description section for details on the emitter-follower output loading effects). The order and type of filter network depends on the desired high frequency rejection required, pass-band ripple, and group delay. Filter design tables provide outlines for various filter types and orders, illustrating the normalized inductor and capacitor values for a 1 Hz cutoff frequency and $1 \Omega$ load. After scaling the normalized prototype element values by the actual desired cut-off frequency and load impedance, the series reactance elements are halved to realize the final balanced filter network component values.

As an example, a second-order Butterworth, low-pass filter design is shown in Figure 50 where the differential load impedance is $500 \Omega$ and the source impedance of the ADL5382 is $50 \Omega$. The normalized series inductor value for the 10-to-1, load-to-source impedance ratio is 0.074 H , and the normalized shunt capacitor is 14.814 F . For a 10.9 MHz cutoff frequency, the single-ended equivalent circuit consists of a $0.54 \mu \mathrm{H}$ series inductor followed by a 433 pF shunt capacitor.

The balanced configuration is realized as the $0.54 \mu \mathrm{H}$ inductor is split in half to realize the network shown in Figure 50.


Figure 50. Second-Order Butterworth, Low-Pass Filter Design Example
A complete design example is shown in Figure 53. A sixth-order Butterworth differential filter having a 1.9 MHz corner frequency interfaces the output of the ADL5382 to that of an ADC input. The $500 \Omega$ load resistor defines the input impedance of the ADC. The filter adheres to typical direct conversion W-CDMA applications, where 1.92 MHz away from the carrier IF frequency, 1 dB of rejection is desired and 2.7 MHz away 10 dB of rejection is desired.

Figure 51 and Figure 52 show the measured frequency response and group delay of the filter.


Figure 51. Sixth-Order Baseband Filter Response


Figure 52. Sixth-Order Baseband Filter Group Delay

## Data Sheet



As the load impedance of the filter increases, the filter design becomes more challenging in terms of meeting the required rejection and pass band specifications. In the previous WCDMA example, the $500 \Omega$ load impedance resulted in the design of a sixth-order filter that has relatively large inductor values and small capacitor values. If the load impedance is $200 \Omega$, the filter design becomes much more manageable. As shown in Figure 54, the resultant inductor and capacitor values become much more practical.


Figure 54. Fourth-Order Low-Pass W-CDMA Filter Schematic
Figure 55 and Figure 56 illustrate the magnitude response and group delay response of the fourth-order filter, respectively.


Figure 55. Fourth-Order Low-Pass W-CDMA Filter Magnitude Response


Figure 56. Fourth-Order Low-Pass W-CDMA Filter Group Delay Response

## CHARACTERIZATION SETUPS

Figure 57 to Figure 59 show the general characterization bench setups used extensively for the ADL5382. The setup shown in Figure 59 was used to do the bulk of the testing and used sinusoidal signals on both the LO and RF inputs. An automated Agilent VEE program was used to control the equipment over the IEEE bus. This setup was used to measure gain, IP1dB, IIP2, IIP3, I/Q gain match, and quadrature error. The ADL5382 characterization board had a 9-to-1 impedance transformer on each of the differential baseband ports to do the differential-to-single-ended conversion, which presented a $450 \Omega$ differential load to each baseband port, when interfaced with $50 \Omega$ test equipment. For all measurements of the ADL5382, the loss of the RF input balun (the M/A-COM ETC1-1-13 was used on RF input during characterization) was de-embedded.

The two setups shown in Figure 57 and Figure 58 were used for making NF measurements. Figure 57 shows the setup for measuring NF with no blocker signal applied while Figure 58 was used to measure NF in the presence of a blocker. For both setups, the noise was measured at a baseband frequency of 10 MHz . For the case where a blocker was applied, the output blocker was at a 15 MHz baseband frequency. Note that great care must be taken when measuring NF in the presence of a blocker. The RF blocker generator must be filtered to prevent its noise (which increases with increasing generator output power) from swamping the noise contribution of the ADL5382. At least 30 dB of attention at the RF and image frequencies is desired. For example, assume a 915 MHz signal applied to the LO inputs of the ADL5382. To obtain a 15 MHz output blocker signal, the RF blocker generator is set to 930 MHz and the filters tuned such that there is at least 30 dB of attenuation from the generator at both the desired RF frequency ( 925 MHz ) and the image RF frequency ( 905 MHz ). Finally, the blocker must be removed from the output (by the 10 MHz low-pass filter) to prevent the blocker from swamping the analyzer.


Figure 57. General Noise Figure Measurement Setup


Figure 58. Measurement Setup for Noise Figure in the Presence of a Blocker


Figure 59. General Characterization Setup

## Data Sheet

## EVALUATION BOARD

The ADL5382 evaluation board is available. The board can be used for single-ended or differential baseband analysis. The default configuration of the board is for single-ended baseband analysis.


Table 4. Evaluation Board Configuration Options

| Component | Function | Default Condition |
| :---: | :---: | :---: |
| VPOS, GND | Power Supply and Ground Vector Pins. | Not applicable |
| R1, R3, R6 | Power Supply Decoupling. Shorts or power supply decoupling resistors. | R1, R3, R6 = $0 \Omega$ (0603) |
| $\begin{aligned} & \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3, \\ & \mathrm{C} 4, \mathrm{C} 8, \mathrm{C} 9 \end{aligned}$ | These capacitors provide the required decoupling up to 2.7 GHz . | $\begin{aligned} & C 2, C 4, C 8=100 \mathrm{pF}(0402) \\ & C 1, C 3, C 9=0.1 \mu \mathrm{~F}(0603) \end{aligned}$ |
| $\begin{aligned} & \mathrm{C} 6, \mathrm{C} 7, \\ & \text { C10, C11 } \end{aligned}$ | AC Coupling Capacitors. These capacitors provide the required ac coupling from 700 MHz to 2.7 GHz . | $\begin{aligned} & \text { C6, C10, C11 }=1000 \mathrm{pF}(0402) \\ & \text { C7 }=\text { open } \end{aligned}$ |
| $\begin{aligned} & \hline \text { R4, R5, } \\ & \text { R9 to R16 } \end{aligned}$ | Single-Ended Baseband Output Path. This is the default configuration of the evaluation board. R14 to R16 and R4, R5, and R13 are populated for appropriate balun interface. R9, R10 and R11, R12 are not populated. Baseband outputs are taken from QHI and IHI. The user can reconfigure the board to use full differential baseband outputs. R9 to R12 provide a means to bypass the 9:1 TCM9-1 transformer to allow for differential baseband outputs. Access the differential baseband signals by populating R9 to R12 with $0 \Omega$ and not populating R4, R5, R13 to R16. This way the transformer does not need to be removed. The baseband outputs are taken from the SMAs of Q_HI, Q_LO, I_HI, and I_LO. | $\text { R4, R5, R13 to R16 = } 0 \Omega \text { (0402) }$ R9 to R12 = open |
| $\begin{aligned} & \hline \mathrm{L} 1, \mathrm{~L} 2, \\ & \mathrm{RT}, \mathrm{R} 8 \end{aligned}$ | Input Biasing. Inductance and resistance sets the input biasing of the common base input stage. The default value is 33 nH . | L1, L2 = 33 nH (0603CS-33NX, Coilcraft) $\mathrm{R} 7, \mathrm{R} 8=0 \Omega$ (0402) |
| T2, T3 | IF Output Interface. TCM9-1 converts a differential high impedance IF output to a singleended output. When loaded with $50 \Omega$, this balun presents a $450 \Omega$ load to the device. The center tap can be decoupled through a capacitor to ground. | $\begin{aligned} & \text { T2, T3 = TCM9-1, 9:1 } \\ & \text { (Mini-Circuits) } \end{aligned}$ |
| C12, C13 | Decoupling Capacitors. C12 and C13 are the decoupling capacitors used to reject noise on the center tap of the TCM9-1. | $\mathrm{C} 12, \mathrm{C} 13=0.1 \mu \mathrm{~F}$ (0402) |
| T4 | LO Input Interface. The LO is driven differentially. ETC1-1-13 is a 1:1 RF balun that converts the single-ended RF input to differential signal. | T4 = ETC1-1-13, 1:1 (M/A-COM) |
| T1 | RF Input Interface. ETC1-1-13 is a 1:1 RF balun that converts the single-ended RF input to differential signal. | T1 = ETC1-1-13, 1:1 (M/A-COM) |
| R2 | RBIAs. Optional bias setting resistor. See the Bias Circuit section to see how to use this feature. | R2 = open |



Figure 61. Evaluation Board Top Layer


Figure 62. Evaluation Board Top Layer Silkscreen


Figure 63. Evaluation Board Bottom Layer


Figure 64. Evaluation Board Bottom Layer Silkscreen

## OUTLINE DIMENSIONS



FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-2
Figure 65. 24-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Thin Quad
(CP-24-2)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Ordering Quantity |
| :--- | :--- | :--- | :--- | :--- |
| ADL5382ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead LFCSP_VQ, 7"Tape and Reel | CP-24-2 | 1,500 |
| ADL5382ACPZ-WP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead LFCSP_VQ, Waffle Pack | CP-24-2 | 64 |
| ADL5382-EVALZ |  | Evaluation Board |  |  |

[^0]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Development Tools category:
Click to view products by Analog Devices manufacturer:

Other Similar products are found below :
MAAM-011117 MAAP-015036-DIEEV2 EV1HMC1113LP5 EV1HMC6146BLC5A EV1HMC637ALP5 EVAL-ADG919EBZ ADL5363EVALZ LMV228SDEVAL SKYA21001-EVB SMP1331-085-EVB EV1HMC618ALP3 EVAL01-HMC1041LC4 MAAL-011111-000SMB MAAM-009633-001SMB MASW-000936-001SMB 107712-HMC369LP3 107780-HMC322ALP4 SP000416870 EV1HMC470ALP3 EV1HMC520ALC4 EV1HMC244AG16 MAX2614EVKIT\# 124694-HMC742ALP5 SC20ASATEA-8GB-STD MAX2837EVKIT+ MAX2612EVKIT\# MAX2692EVKIT\# EV1HMC629ALP4E SKY12343-364LF-EVB 108703-HMC452QS16G EV1HMC863ALC4 119197HMC658LP2 EV1HMC647ALP6 ADL5725-EVALZ 106815-HMC441LM1 EV1HMC1018ALP4 UXN14M9PE MAX2016EVKIT EV1HMC939ALP4 MAX2410EVKIT MAX2204EVKIT+ EV1HMC8073LP3D SIMSA868-DKL SIMSA868C-DKL SKY65806-636EK1 SKY68020-11EK1 SKY67159-396EK1 SKY66181-11-EK1 SKY65804-696EK1 SKY13396-397LF-EVB


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

