## Data Sheet

## FEATURES

## Allows safe board insertion and removal from a live backplane <br> Controls supply voltages from 3.15 V to 16.5 V <br> Precision current sense amplifier <br> Precision voltage input <br> 12-bit ADC for current and voltage readback <br> Charge-pumped gate drive for external N -channel FET <br> Adjustable analog current limit with circuit breaker <br> $\pm 3 \%$ accurate hot swap current limit level <br> Fast response limits peak fault current <br> Automatic retry or latch-off on current fault <br> Programmable hot swap timing via TIMER pin <br> Active high ON pin <br> ALERTB output for overcurrent interrupt <br> $1^{2} \mathrm{C}$ fast mode-compliant interface ( 400 kHz maximum) <br> 10-lead MSOP

## APPLICATIONS

## Power monitoring/power budgeting

## Central office equipment

Telecommunications and data communications equipment PCs/servers

## GENERAL DESCRIPTION

The ADM1178 is an integrated hot swap controller and current sense amplifier that offers digital current and voltage monitoring via an on-chip 12-bit analog-to-digital converter (ADC), communicated through an $\mathrm{I}^{2} \mathrm{C}^{\ominus}$ interface.

An internal current sense amplifier measures voltage across the sense resistor in the power path via the VCC pin and the SENSE pin.

The ADM1178 limits the current through this resistor by controlling the gate voltage (via the GATE pin) of an external N-channel FET in the power path. The voltage across the sense resistor (and therefore the inrush current) is kept below a preset maximum.

The ADM1178 protects the external FET by limiting the time that the maximum current runs through it. This current limit period is set by the value of the capacitor attached to the TIMER pin. Additionally, the device provides protection from overcurrent events that may occur after the hot swap event is complete. In case of a short-circuit event, the current in the sense resistor exceeds an overcurrent trip threshold, and the FET is switched off immediately by pulling down the GATE pin.


A 12-bit ADC can measure the current seen in the sense resistor, as well as the supply voltage on the VCC pin. An alert output can be set to trigger when the ADC current reading exceeds a programmed overcurrent limit threshold.

An industry-standard $\mathrm{I}^{2} \mathrm{C}$ interface allows a controller to read current and voltage data from the ADC. Measurements can be initiated by an $\mathrm{I}^{2} \mathrm{C}$ command. Alternatively, the ADC can run continuously, and the user can read the latest conversion data whenever it is required. Up to four unique $\mathrm{I}^{2} \mathrm{C}$ addresses can be created, depending on how the ADR pin is connected.

The ADM1178 is packaged in a 10 -lead MSOP.

Rev. D
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com Fax: 781.461.3113 ©2006-2012 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
General Description ..... 1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
Thermal Characteristics ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions. .....  6
Typical Performance Characteristics ..... 7
Overview of the Hot Swap Function. ..... 12
Undervoltage Lockout ..... 12
ON Function ..... 12
TIMER Function ..... 12
GATE and TIMER Functions During a Hot Swap Operation ..... 13
Calculating Current Limits and Fault Current Limit Time . ..... 13
REVISION HISTORY
6/12—Rev. C to Rev. D
Changes to Low Level Input Voltage, ViL Parameter, TestConditions/Comments Column, Table 1 and High Level Input
Voltage, VIH Parameter, Test Conditions/Comments Column,Table 13
Changes to ALERTB Output Section and Kelvin Sense Resistor22
Deleted Figure 50; Renumbered Sequentially ..... 23
Updated Outline Dimensions ..... 23
5/09—Rev. B to Rev. C
Changes to Figure 1 ..... 1
2/08-Rev. A to Rev. B .....  3
Changes to Input Current for 11 Decode, $\mathrm{I}_{\mathrm{ADRHIGH}}$, Parameter... .....  3
Changes to Input Current for 00 Decode, $\mathrm{I}_{\text {Adrlow, }}$ Parameter .....  3
Added ADC Conversion Time Parameter .....  5
Added Fast Overcurrent Response Time Parameter .....  5
Added Endnote 2 and Endnote 3 ..... 5
Changes to Figure 14 ..... 9
Changes to Figure 15 Caption ..... 9
Changes to Figure 24 ..... 11
Changes to TIMER Function Section ..... 13
Changes to General I ${ }^{2} \mathrm{C}$ Timing Section, Step 3 ..... 16
Initial Timing Cycle ..... 13
Hot Swap Retry Cycle on the ADM1178-1 ..... 14
Voltage and Current Readback ..... 15
Serial Bus Interface ..... 15
Identifying the ADM1178 on the $\mathrm{I}^{2} \mathrm{C}$ Bus ..... 15
General I ${ }^{2} \mathrm{C}$ Timing ..... 15
Write and Read Operations ..... 17
Quick Command ..... 17
Write Command Byte ..... 17
Write Extended Command Byte ..... 18
Read Voltage and/or Current Data Bytes ..... 19
Applications Information ..... 21
Applications Waveforms ..... 21
ALERTB Output ..... 22
Kelvin Sense Resistor Connection ..... 22
Outline Dimensions ..... 23
Ordering Guide ..... 23
Changes to Table 5 ..... 16
Changes to Quick Command Section ..... 18
Changes to Figure 38 ..... 18
Changes to Table 7 ..... 18
Changes to Write Extended Command Byte Section ..... 19
Changes to Figure 40 ..... 19
Changes to Table 9 and Table 11 ..... 19
Changes to Converting ADC Codes to Voltage and Current Readings Section ..... 20
4/07-Rev. 0 to Rev. A
Changes to Table 1 .....  3
Changes to GATE and TIMER Functions During a Hot Swap Section ..... 14
Changes to Calculating Current Limits and Fault Current Limit Time Section ..... 14
Changes to Initial Timing Cycle Section. ..... 15
Changes to Table 5 ..... 16
Changes to Figure 35 and Figure 36 ..... 17
Changes to Figure 40 ..... 19
Changes to Figure 42 and Figure 43 ..... 20
Added Applications Information Heading ..... 22
9/06—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.15 \mathrm{~V}$ to $16.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, typical values at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

\begin{tabular}{|c|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \& Test Conditions/Comments \\
\hline \begin{tabular}{l}
VCC PIN \\
Operating Voltage Range, \(\mathrm{V}_{c c}\) \\
Supply Current, Icc \\
Undervoltage Lockout, Vuvıo Undervoltage Lockout Hysteresis, Vuv_oнYst
\end{tabular} \& 3.15 \& \[
\begin{aligned}
\& 1.7 \\
\& 2.8 \\
\& 80
\end{aligned}
\] \& \[
\begin{aligned}
\& 16.5 \\
\& 2.5
\end{aligned}
\] \& \begin{tabular}{l}
V \\
mA \\
V \\
mV
\end{tabular} \& VCC rising \\
\hline \begin{tabular}{l}
ON PIN \\
Input Current, IINon \\
Rising Threshold, Vолтн Trip Threshold Hysteresis, Vonhyst Glitch Filter Time
\end{tabular} \& \[
\begin{aligned}
\& -100 \\
\& -2 \\
\& 1.26 \\
\& 35
\end{aligned}
\] \& \[
\begin{aligned}
\& 1.3 \\
\& 50 \\
\& 3 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& +100 \\
\& +2 \\
\& 1.34 \\
\& 65
\end{aligned}
\] \& \begin{tabular}{l}
nA \\
\(\mu \mathrm{A}\) \\
V \\
mV \(\mu \mathrm{s}\)
\end{tabular} \& \begin{tabular}{l}
\[
\mathrm{ON}<1.5 \mathrm{~V}
\] \\
ON rising
\end{tabular} \\
\hline \begin{tabular}{l}
ALERTB PIN \\
Output Low Voltage, \(\mathrm{V}_{\text {ALertol }}\) \\
Input Current, IALERT
\end{tabular} \& -1 \& \[
\begin{aligned}
\& 0.05 \\
\& 1
\end{aligned}
\] \& \[
\begin{aligned}
\& 0.1 \\
\& 1.5 \\
\& +1
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{~V}
\end{aligned}
\]
\[
\mu \mathrm{A}
\] \& \[
\begin{aligned}
\& I_{\text {ALERT }}=-100 \mu \mathrm{~A} \\
\& \mathrm{I}_{\text {ALERT }}=-2 \mathrm{~mA} \\
\& \mathrm{~V}_{\text {ALERT }}=\mathrm{V}_{\mathrm{Cc} ;} ; \text { ALERTB not asserted }
\end{aligned}
\] \\
\hline \begin{tabular}{l}
SENSE PIN \\
Input Leakage, Isense \\
Overcurrent Fault Timing Threshold, VоствIM \\
Overcurrent Limit Threshold, \(\mathrm{V}_{\text {LIM }}\) \\
Fast Overcurrent Trip Threshold, Vocfast
\end{tabular} \& \[
\begin{aligned}
\& -1 \\
\& 92 \\
\& 97
\end{aligned}
\] \& 100 \& \[
\begin{aligned}
\& +1 \\
\& 103 \\
\& 115
\end{aligned}
\] \& \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
mV \\
mV \\
mV
\end{tabular} \& \begin{tabular}{l}
\(\mathrm{V}_{\text {SENSE }}=\mathrm{V}_{\mathrm{CC}}\) \\
Voctrim \(=\left(\mathrm{V}_{\text {cc }}-\mathrm{V}_{\text {sense }}\right)\), fault timing starts on the TIMER pin \\
\(\mathrm{V}_{\text {LIM }}=\left(\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {SENSE }}\right)\), closed-loop regulation to a current limit \\
\(V_{\text {OCFAST }}=\left(V_{\text {CC }}-V_{\text {SENSE }}\right)\), gate pull-down current turned on
\end{tabular} \\
\hline \begin{tabular}{l}
GATE PIN \\
Drive Voltage, VGate \\
Pull-Up Current \\
Pull-Down Current
\end{tabular} \& \[
\begin{aligned}
\& 3 \\
\& 9 \\
\& 7 \\
\& 8
\end{aligned}
\] \& \[
\begin{aligned}
\& 6 \\
\& 11 \\
\& 10 \\
\& 12.5 \\
\& 1.5 \\
\& 5 \\
\& 7 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 9 \\
\& 13 \\
\& 13 \\
\& 17
\end{aligned}
\] \& \begin{tabular}{l}
V \\
V \\
V \\
\(\mu \mathrm{A}\) \\
mA \\
mA \\
mA
\end{tabular} \&  \\
\hline \begin{tabular}{l}
TIMER PIN \\
Pull-Up Current (Power-On Reset), ITmeRUPPoR \\
Pull-Up Current (Fault Mode), ITmerivpault \\
Pull-Down Current (Retry Mode), ITmerdnetry \\
Pull-Down Current, Itimerdn \\
Trip Threshold High, \(\mathrm{V}_{\text {TIMERH }}\) \\
Trip Threshold Low, VTIMERL
\end{tabular} \& \[
\begin{aligned}
\& -3.5 \\
\& -40 \\
\& \\
\& 1.26 \\
\& 0.175
\end{aligned}
\] \& \[
\begin{aligned}
\& -5 \\
\& -60 \\
\& 2 \\
\& 100 \\
\& 1.3 \\
\& 0.2
\end{aligned}
\] \& \[
\begin{aligned}
\& -6.5 \\
\& -80 \\
\& 3 \\
\& \\
\& 1.34 \\
\& 0.225
\end{aligned}
\] \& \begin{tabular}{l}
\(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
V \\
V
\end{tabular} \& \begin{tabular}{l}
Initial cycle, \(\mathrm{V}_{\text {TIMER }}=1 \mathrm{~V}\) \\
During current fault, \(\mathrm{V}_{\text {TMMER }}=1 \mathrm{~V}\) \\
After current fault and during a cooldown \\
period on a retry device, \(\mathrm{V}_{\text {TIMER }}=1 \mathrm{~V}\) \\
Normal operation, \(\mathrm{V}_{\text {TMER }}=1 \mathrm{~V}\) \\
TIMER rising \\
TIMER falling
\end{tabular} \\
\hline \begin{tabular}{l}
ADR PIN \\
Set Address to 00, Vadrlowv Set Address to 01, Radrlowz \\
Set Address to 10, \(\mathrm{I}_{\text {ADRHIGHz }}\) \\
Set Address to 11, \(\mathrm{V}_{\text {ADRHIGHV }}\) Input Current for 11 Decode, I Iadrhigh Input Current for 00 Decode, Iadrlow
\end{tabular} \& \begin{tabular}{l}
\[
135
\] \\
\(-1\)
\[
2
\]
\[
-40
\]
\end{tabular} \& 150

3

-22 \& \[
$$
\begin{aligned}
& 0.8 \\
& 165 \\
& +1 \\
& \\
& 5.5 \\
& 10
\end{aligned}
$$

\] \& | V k $\Omega$ |
| :--- |
| $\mu \mathrm{A}$ |
| V |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ | \& | Low state |
| :--- |
| Resistor to ground state, load pin with specified resistance for 01 decode |
| Open state, maximum load allowed on ADR pin for 10 decode |
| High state $\begin{aligned} & V_{\text {ADR }}=2.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ADR}}=0 \mathrm{~V} \text { to } 0.8 \mathrm{~V} \end{aligned}$ | <br>

\hline
\end{tabular}

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MONITORING ACCURACY ${ }^{1}$ |  |  |  |  |  |
| Current Sense Absolute Accuracy |  |  |  |  |  |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -1.45 |  | +1.45 | \% | $\mathrm{V}_{\text {SENSE }}=75 \mathrm{mV}$ |
|  | -1.8 |  | +1.8 | \% | $V_{\text {SENSE }}=50 \mathrm{mV}$ |
|  | -2.8 |  | +2.8 | \% | $\mathrm{V}_{\text {SENSE }}=25 \mathrm{mV}$ |
|  | -5.7 |  | +5.7 | \% | $\mathrm{V}_{\text {SENSE }}=12.5 \mathrm{mV}$ |
| $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -1.5 |  | +1.5 | \% | $\mathrm{V}_{\text {SENSE }}=75 \mathrm{mV}$ |
|  | -1.8 |  | +1.8 | \% | $V_{\text {SENSE }}=50 \mathrm{mV}$ |
|  | -2.95 |  | +2.95 | \% | $\mathrm{V}_{\text {SENSE }}=25 \mathrm{mV}$ |
|  | -6.1 |  | +6.1 | \% | $\mathrm{V}_{\text {SENSE }}=12.5 \mathrm{mV}$ |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -1.95 |  | +1.95 | \% | $\mathrm{V}_{\text {SENSE }}=75 \mathrm{mV}$ |
|  | -2.45 |  | +2.45 | \% | $\mathrm{V}_{\text {SENSE }}=50 \mathrm{mV}$ |
|  | -3.85 |  | +3.85 | \% | $\mathrm{V}_{\text {SENSE }}=25 \mathrm{mV}$ |
|  | -6.7 |  | +6.7 | \% | $\mathrm{V}_{\text {SENSE }}=12.5 \mathrm{mV}$ |
| $V_{\text {SENSE }}$ for ADC Full Scale ${ }^{2}$ |  | 105.84 |  | mV |  |
| Voltage Sense Accuracy |  |  |  |  |  |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | -0.85 |  | +0.85 | \% | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ minimum (low range) |
|  | $-0.9$ |  | +0.9 | \% | $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V}$ minimum (high range) |
| $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -0.85 |  | +0.85 | \% | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ minimum (low range) |
|  | -0.9 |  | +0.9 | \% | $\mathrm{V}_{\mathrm{Cc}}=6 \mathrm{~V}$ minimum (high range) |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -0.9 |  | +0.9 | \% | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ minimum (low range) |
|  | $-1.15$ |  | +1.15 | \% | $\mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V}$ minimum (high range) |
| Vcc for ADC Full Scale ${ }^{3}$ |  |  |  |  |  |
| Low Range (VRANGE = 1) |  | 6.65 |  | V |  |
| High Range (VRANGE $=0$ ) |  | 26.35 |  | V |  |
| $I^{2} \mathrm{C}$ TIMING |  |  |  |  |  |
| Low Level Input Voltage, VIL |  |  | $0.3 \mathrm{~V}_{\text {BuS }}$ | V | $\mathrm{V}_{\text {BUS }}=3.0 \mathrm{~V}$ to 5.5 V |
| High Level Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\text {BUS }}$ |  |  | V | $\mathrm{V}_{\text {BUS }}=3.0 \mathrm{~V}$ to 5.5 V |
| Low Level Output Voltage on SDA, Vol |  |  | 0.4 | V | $\mathrm{loL}=3 \mathrm{~mA}$ |
| Output Fall Time on SDA from Vihmin to Vilmax | $20+0.1 C_{\text {Bus }}$ |  | 250 | ns | $\mathrm{C}_{\text {BUS }}=$ bus capacitance from SDA to GND |
| Maximum Width of Spikes Suppressed by Input Filtering on SDA and SCL Pins | 50 |  | 250 | ns |  |
| Input Current, I, on SDA/SCL When Not Driving a Logic Low Output | -10 |  | +10 | $\mu \mathrm{A}$ |  |
| Input Capacitance on SDA/SCL |  | 5 |  | pF |  |
| SCL Clock Frequency, fscl |  |  | 400 | kHz |  |
| Low Period of the SCL Clock | 600 |  |  | ns |  |
| High Period of the SCL Clock | 1300 |  |  | ns |  |
| ADC Conversion Time ${ }^{4}$ |  | 150 |  | $\mu \mathrm{s}$ |  |
| Fast Overcurrent Response Time ${ }^{5}$ |  | 4 | 10 | $\mu s$ |  |
| Setup Time for a Repeated Start Condition, tsu;STA | 600 |  |  | ns |  |
| SDA Output Data Hold Time, thd;DAT | 100 |  | 900 | ns |  |
| Setup Time for a Stop Condition, tsu;sto | 600 |  |  | ns |  |
| Bus Free Time Between a Stop and a Start Condition, $\mathrm{t}_{\text {BuF }}$ | 1300 |  |  | ns |  |
| Capacitive Load for Each Bus Line |  |  | 400 | pF |  |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| VCC Pin | 20 V |
| SENSE Pin | 20 V |
| TIMER Pin | -0.3 V to +6 V |
| ON Pin | -0.3 V to +20 V |
| ALERTB Pin | 30 V |
| GATE Pin | 30 V |
| SDA Pin, SCL Pin | -0.3 V to +6 V |
| ADR Pin | -0.3 V to +7 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL CHARACTERISTICS

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| $10-$ Lead MSOP | 137.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VCC | Positive Supply Input Pin. The operating supply voltage range is from 3.15 V to 16.5 V . An undervoltage lockout (UVLO) circuit resets the ADM1178 when a low supply voltage is detected. |
| 2 | SENSE | Current Sense Input Pin. A sense resistor between the VCC pin and the SENSE pin sets the analog current limit. The hot swap operation of the ADM1178 controls the external FET gate to maintain the ( $\mathrm{V}_{\text {CC }}-\mathrm{V}_{\text {SENSE }}$ ) voltage at or below 100 mV . |
| 3 | ON | Undervoltage Input Pin. Active high pin. An internal undervoltage comparator has a trip threshold of 1.3 V , and the output of this comparator is used as an enable for the hot swap operation. With an external resistor divider from VCC to GND, the ON pin can be used to enable the hot swap operation for a specific voltage on VCC, providing an undervoltage function. |
| 4 | GND | Chip Ground Pin. |
| 5 | TIMER | Timer Pin. An external capacitor, $C_{\text {TIMER, }}$ sets a $270 \mathrm{~ms} / \mu \mathrm{F}$ initial timing cycle delay and a $21.7 \mathrm{~ms} / \mu \mathrm{F}$ fault delay. The GATE pin turns off when the TIMER pin is pulled beyond the upper threshold. An overvoltage detection with an external Zener can be used to force this pin high. |
| 6 | SCL | $1^{2} \mathrm{C}$ Clock Pin. Open-drain input requires an external resistive pull-up. |
| 7 | SDA | $I^{2} \mathrm{C}$ Data I/O Pin. Open-drain input/output. Requires an external resistive pull-up. |
| 8 | ADR | $I^{2} C$ Address Pin. This pin can be tied low, tied high, left floating, or tied low through a resistor to set four $I^{2} C$ addresses. |
| 9 | GATE | GATE Output Pin. This pin is the high-side gate drive of an external N-channel FET. This pin is driven by the FET drive controller, which utilizes a charge pump to provide a $12.5 \mu \mathrm{~A}$ pull-up current to charge the FET GATE pin. The FET drive controller regulates to a maximum load current ( 100 mV through the sense resistor) by modulating the GATE pin. |
| 10 | ALERTB | Alert Output Pin. Active low, open-drain configuration. This pin asserts when an overcurrent condition is present. The overcurrent level that causes an alert to be asserted is digitally programmable via the $I^{2} \mathrm{C}$ interface. This function can also be enabled/disabled via $I^{2} \mathrm{C}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Supply Current vs. Supply Voltage


Figure 5. Drive Voltage ( $V_{\text {GATE }}-V_{C C}$ ) vs. Supply Voltage


Figure 6. Gate Pull-Up Current vs. Supply Voltage


Figure 7. Supply Current vs. Temperature (Gate On)


Figure 8. Drive Voltage $\left(V_{G A T E}-V_{C C}\right)$ vs. Temperature


Figure 9. Gate Pull-Up Current vs. Temperature


Figure 10. Gate Pull-Down Current vs. Supply Voltage at $V_{G A T E}=5 \mathrm{~V}$


Figure 11. Gate Pull-Up Current vs. Gate Voltage at $V_{c c}=5 \mathrm{~V}$


Figure 12. Gate Pull-Down Current vs. Gate Voltage


Figure 13. Timer Threshold vs. Supply Voltage


Figure 14. Timer Threshold vs. Temperature


Figure 15. Gate On Time vs. Timer Capacitance, During Current Limiting Condition


Figure 16. Timer Pull-Up Current (Initial Cycle) vs. Supply Voltage


Figure 17. Timer Pull-Up Current (Circuit Breaker Delay) vs. Supply Voltage


Figure 18. Timer Pull-Down Current (Cooldown/FET OffCycle) vs. Supply Voltage


Figure 19. Timer Pull-Up Current (Initial Cycle) vs. Temperature


Figure 20. Timer Pull-Up Current (Circuit Breaker Delay) vs. Temperature


Figure 21. Timer Pull-Down Current (Cooldown/FET Off Cycle) vs. Temperature


Figure 22. Circuit Breaker Limit Voltage vs. Supply Voltage


Figure 23. V OCTRIM, $V_{\text {LIM }}, V_{\text {OCFAST }}$ Vs. Temperature


Figure 24. Address Pin Voltage vs. Address Pin Current for Four Addressing Options on Each Address Pin


Figure 25. ADC Noise with Current Channel, Midcode Input, and 1000 Reads


Figure 26. ADC Noise with 14:1 Voltage Channel, 5 V Input, and 1000 Reads


Figure 27. ADC Noise with 7:1 Voltage Channel, 5 V Input, and 1000 Reads


Figure 28. INL for $A D C$


Figure 29. DNL for ADC


Figure 30. ALERTB Output Low Voltage vs. Temperature @ 1 mA


Figure 31. ALERTB Output Low Voltage vs. Supply @ 1 mA


Figure 32. ALERTB Output Low Voltage vs. Load Current

## OVERVIEW OF THE HOT SWAP FUNCTION

When circuit boards are inserted into a live backplane, discharged supply bypass capacitors draw large transient currents from the backplane power bus as they charge. Such transient currents can cause permanent damage to connector pins, as well as dips on the backplane supply that can reset other boards in the system. The ADM1178 is designed to turn a circuit board supply voltage on and off in a controlled manner, allowing the circuit board to be safely inserted into or removed from a live backplane. The ADM1178 can reside either on the backplane or on the circuit board itself.

The ADM1178 controls the inrush current to a fixed maximum level by modulating the gate of an external N-channel FET placed between the live supply rail and the load. This hot swap function protects the card connectors and the FET itself from damage and limits any problems that can be caused by the high current loads on the live supply rail.
The ADM1178 holds the GATE pin down (and therefore holds off the FET) until certain conditions are met. An undervoltage lockout circuit ensures that the device is provided with an adequate input supply voltage. After the input supply voltage is successfully detected, the device goes through an initial timing cycle to provide a delay before it attempts a hot swap. This delay ensures that the board is fully seated in the backplane before the board is powered up.
After the initial timing cycle is complete, the hot swap function is switched on under control of the ON pin. When the ON pin is asserted high, the hot swap operation starts.

The ADM1178 charges up the gate of the FET to turn on the load. It continues to charge up the GATE pin until the linear current limit (set to $100 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ ) is reached. For some combinations of low load capacitance and high current limit, this limit may not be reached before the load is fully charged up. If the current limit is reached, the ADM1178 regulates the GATE pin to keep the current at this limit. For currents above the overcurrent fault timing threshold, nominally $100 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$, the current fault is timed by sourcing a current to the TIMER pin. If the load becomes fully charged before the fault current limit time elapses (when the TIMER pin reaches 1.3 V ), the current drops below the overcurrent fault timing threshold. The ADM1178 then continues to further charge up the GATE pin to fully enhance the FET for lowest Ron, and the TIMER pin is pulled down again.

If the fault current limit time is reached before the load drops below the current limit, a fault has been detected, and the hot swap operation is aborted by pulling down the GATE pin to turn off the FET.

The ADM1178-2 is immediately latched off and attempts a hot swap only when the ON pin is deasserted and then asserted again. The ADM1178-1, however, retries the hot swap operation indefinitely, keeping the FET in its safe operating area (SOA) by using the TIMER pin to time a cooldown period between hot swap attempts.
The current and voltage threshold combinations on the TIMER pin set the retry duty cycle to $3.8 \%$. The ADM1178 is designed to operate over a range of supplies from 3.15 V to 16.5 V .

## UNDERVOLTAGE LOCKOUT

An internal undervoltage lockout (UVLO) circuit resets the ADM1178 if the voltage on the VCC pin is too low for normal operation. The UVLO has a low-to-high threshold of 2.8 V , with 80 mV hysteresis. When there is a supply voltage greater than 2.8 V , the ADM1178 starts the initial timing cycle.

## ON FUNCTION

The ADM1178 has an active high ON pin. The ON pin is the input to a comparator that has a low-to-high threshold of 1.3 V , an 50 mV hysteresis, and a glitch filter of $3 \mu \mathrm{~s}$. A low input on the ON pin turns off the hot swap operation by pulling the GATE pin to ground, turning off the external FET. The TIMER pin is also reset by turning on a pull-down current on this pin. A low-tohigh transition on the ON pin starts the hot swap operation. A $10 \mathrm{k} \Omega$ pull-up resistor connecting the ON pin to the supply is recommended.

Alternatively, an external resistor divider at the ON pin can be used to program an undervoltage lockout value that is higher than the internal UVLO circuit, thereby setting the hot swap operation to start at a specific voltage level on the VCC pin. An RC filter can be added at the ON pin to increase the delay time at card insertion if the initial timing cycle delay is insufficient.

## TIMER FUNCTION

The TIMER pin handles several timing functions with an external capacitor, $\mathrm{C}_{\text {timer. }}$. There are two comparator thresholds: $\mathrm{V}_{\text {timerh }}(1.3 \mathrm{~V})$ and $\mathrm{V}_{\text {timerl }}(0.2 \mathrm{~V})$. The four timing current sources are a $5 \mu \mathrm{~A}$ pull-up, a $60 \mu \mathrm{~A}$ pull-up, a $2 \mu \mathrm{~A}$ pull-down, and a $100 \mu \mathrm{~A}$ pull-down. The $100 \mu \mathrm{~A}$ pull-down is a nonideal current source, approximating a $7 \mathrm{k} \Omega$ resistor below 0.4 V .

These current and voltage levels, together with the value of CTIMER chosen by the user, determine the initial timing cycle time, the fault current limit time, and the hot swap retry duty cycle.

## GATE AND TIMER FUNCTIONS DURING A HOT SWAP OPERATION

During hot insertion of a board onto a live supply rail at VCC, the abrupt application of supply voltage charges the external FET drain/gate capacitance, which can cause an unwanted gate voltage spike. An internal circuit holds GATE low before the internal circuitry wakes up. This substantially reduces the FET current surges at insertion. The GATE pin is also held low during the initial timing cycle until the ON pin is taken high to start the hot swap operation.
During a hot swap operation, the GATE pin is first pulled up by a $12.5 \mu \mathrm{~A}$ current source. If the current through the sense resistor reaches the overcurrent fault timing threshold (Vоствім), a pull-up current of $60 \mu \mathrm{~A}$ on the TIMER pin, is turned on and the GATE pin starts charging up. At a slightly higher voltage in the sense resistor, the error amplifier servos the GATE pin to maintain a constant current to the load by controlling the voltage across the sense resistor to the linear current limit, $\mathrm{V}_{\text {LIM }}$.

A normal hot swap operation is complete when the board supply capacitors near full charge and the current through the sense resistor drops to eventually reach the level of the board load current. As soon as the current drops below the overcurrent fault timing threshold, the current into the TIMER pin switches from being a $60 \mu \mathrm{~A}$ pull-up to being a $100 \mu \mathrm{~A}$ pull-down. The ADM1178 then drives the GATE voltage as high as it can to fully enhance the FET and reduce Ron losses to a minimum.
A hot swap operation fails if the load current does not drop below the overcurrent fault timing threshold, Vоствiм, before the TIMER pin has charged up to 1.3 V . In this case, the GATE pin is then pulled down with a 1.5 mA to 7 mA current sink (this varies with supply voltage). The GATE pull-down stays on until a hot swap retry starts, which can be forced by deasserting and then reasserting the ON pin. On the ADM1178-1, the device retries a hot swap operation automatically after a cooldown period.
The ADM1178 also features a method of protection from sudden load current surges, such as a low impedance fault, when the current seen across the sense resistor may go well beyond the linear current limit. If the fast overcurrent trip threshold, Vocfast, is exceeded, the 1.5 mA to 7 mA GATE pull-down is turned on immediately. This pulls the GATE voltage down quickly to enable the ADM1178 to limit the length of the current spike that passes through the external FET and to bring the current through the sense resistor back into linear regulation as quickly as possible. This process protects the backplane supply from sustained overcurrent conditions that may otherwise cause the backplane supply to droop during the overcurrent event.

## CALCULATING CURRENT LIMITS AND FAULT CURRENT LIMIT TIME

The nominal linear current limit is determined by a sense resistor connected between the VCC pin and the SENSE pin, as given by Equation 1.

$$
\begin{equation*}
I_{L I M I T(N O M)}=V_{L I M(N O M)} / R_{S E N S E}=100 \mathrm{mV} / R_{\text {SENSE }} \tag{1}
\end{equation*}
$$

The minimum linear fault current is given by Equation 2.

$$
\begin{equation*}
I_{\text {LIMIT(MIN) }}=V_{\text {LIM(MIN) }} / R_{\text {SENSE(MAX) }}=97 \mathrm{mV} / R_{\text {SENSE(MAX) }} \tag{2}
\end{equation*}
$$

The maximum linear fault current is given by Equation 3.

$$
\begin{equation*}
I_{\text {LIMIT(MAX) }}=V_{\text {LIM(MAX) }} / R_{\text {SENSE(MIN) }}=103 \mathrm{mV} / R_{\text {SENSE(MIN) }} \tag{3}
\end{equation*}
$$

The power rating of the sense resistor should be rated at the maximum linear fault current level.
The minimum overcurrent fault timing threshold current is given by Equation 4.

$$
\begin{equation*}
I_{\text {OCTRIM(MIN) }}=V_{\text {OCTRIM(MIN) }} / R_{\text {SENSE(MAX) }}=90 \mathrm{mV} / R_{\text {SENSE(MAX) }} \tag{4}
\end{equation*}
$$

The maximum fast overcurrent trip threshold current is given by Equation 5.

$$
\begin{equation*}
I_{o C F A S T(M A X)}=V_{o C F A S T(M A X)} / R_{\text {SENSE(MIN) }}=115 \mathrm{mV} / R_{\text {SENSE(MIN })} \tag{5}
\end{equation*}
$$

The fault current limit time is the time that a device spends timing an overcurrent fault. The fault current limit time is given by Equation 6.

$$
\begin{equation*}
t_{\text {FAULT }} \approx 21.7 \times C_{\text {TIMER }} \mathrm{ms} / \mu \mathrm{F} \tag{6}
\end{equation*}
$$

## INITIAL TIMING CYCLE

When VCC is first connected to the backplane supply, the internal supply (Time Point 1 in Figure 33) of the ADM1178 must be charged up. A very short time later (significantly less than 1 ms ), the internal supply is fully up and, because the undervoltage lockout voltage is exceeded at VCC, the device comes out of reset. During this first short reset period, the GATE pin is held down with a 25 mA pull-down current, and the TIMER pin is pulled down with a $100 \mu \mathrm{~A}$ current sink.
The ADM1178 then goes through an initial timing cycle. At Time Point 2, the TIMER pin is pulled high with $5 \mu \mathrm{~A}$. At Time Point 3, the TIMER reaches the $V_{\text {timerl }}$ threshold, and the first portion of the initial cycle ends. The $100 \mu \mathrm{~A}$ current source then pulls down the TIMER pin until it reaches 0.2 V at Time Point 4. The initial cycle delay (Time Point 2 to Time Point 4) is related to $\mathrm{C}_{\text {timer }}$ as shown in Equation 7.

$$
\begin{equation*}
t_{\text {INITIAL }} \approx 270 \times C_{\text {TIMER }} \mathrm{ms} / \mu \mathrm{F} \tag{7}
\end{equation*}
$$

When the initial timing cycle terminates, the device is ready to start a hot swap operation (assuming that the ON pin is asserted). In the example shown in Figure 33, the ON pin is asserted at the same time as $\mathrm{V}_{\mathrm{CC}}$ is applied; therefore, the hot swap operation starts immediately after Time Point 4. At this point, the FET gate is charged up with a $12.5 \mu \mathrm{~A}$ current source.
At Time Point 5, the threshold voltage of the FET is reached and the load current begins to flow. The FET is controlled to keep the sense voltage at 100 mV (this corresponds to a maximum load current level defined by the value of $\left.\mathrm{R}_{\text {SENSE }}\right)$.
At Time Point 6, $\mathrm{V}_{\mathrm{GATE}}$ and $\mathrm{V}_{\text {out }}$ have reached their full potential, and the load current has settled to its nominal level. Figure 34 illustrates the situation where the ON pin is asserted after $\mathrm{V}_{\mathrm{CC}}$ is applied.


Figure 33. Startup (ON Asserts as Power Is Applied)


Figure 34. Startup (ON Asserts After Power Is Applied)
HOT SWAP RETRY CYCLE ON THE ADM1178-1
With the ADM1178-1, the device turns off the FET after an overcurrent fault and then uses the TIMER pin to time a delay before automatically retrying to hot swap.
As with all ADM1178 devices, an overcurrent fault is timed by charging the TIMER capacitor with a $60 \mu \mathrm{~A}$ pull-up current.
When the TIMER pin reaches 1.3 V , the fault current limit time is reached, and the GATE pin is pulled down. On the ADM1178-1, the TIMER pin is then pulled down with a $2 \mu \mathrm{~A}$ current sink. When the TIMER pin reaches 0.2 V , it automatically restarts the hot swap operation.
The cooldown period is related to C $_{\text {TIMER }}$ by Equation 8.

$$
\begin{equation*}
t_{\text {COOL }} \approx 550 \times \text { CTIMER }^{\mathrm{ms} / \mu \mathrm{F}} \tag{8}
\end{equation*}
$$

Therefore, the retry duty cycle is as given by Equation 9.

$$
\begin{equation*}
t_{F A U L T} /\left(t_{C O O L}+t_{F A U L T}\right) \times 100 \%=3.8 \% \tag{9}
\end{equation*}
$$

## VOLTAGE AND CURRENT READBACK

In addition to providing hot swap functionality, the ADM1178 contains the components to allow voltage and current readback over an $\mathrm{I}^{2} \mathrm{C}$ bus. The voltage output of the current sense amplifier and the voltage on the VCC pin are fed into a 12-bit ADC via a multiplexer. The device can be instructed to convert voltage and/or current at any time during operation via an $\mathrm{I}^{2} \mathrm{C}$ command. When all conversions are complete, the voltage and/or current values can be read back with 12-bit accuracy in two or three bytes.

## SERIAL BUS INTERFACE

Control of the ADM1178 is carried out via the $\mathrm{I}^{2} \mathrm{C}$ bus. This interface is compatible with the $\mathrm{I}^{2} \mathrm{C}$ fast mode ( 400 kHz maximum). The ADM1178 is connected to this bus as a slave device, under the control of a master device.

## IDENTIFYING THE ADM1178 ON THE I²C BUS

The ADM1178 has a 7-bit serial bus slave address. When the device powers up, it does so with a default serial bus address. The three MSBs of the address are set to 111, and the two MSBs are set to 10 , resulting in an address of $111 \times 10$. Bit A2 and Bit A3 are determined by the state of the ADR pin. There are four configurations available on the ADR pin that correspond to four $\mathrm{I}^{2} \mathrm{C}$ addresses for these bits (see Table 5). This scheme allows four ADM1178 devices to operate on a single $\mathrm{I}^{2} \mathrm{C}$ bus.

## GENERAL I ${ }^{2}$ C TIMING

Figure 35 and Figure 36 show timing diagrams for general write and read operations using the $I^{2} C$. The $I^{2} C$ specification defines conditions for different types of read and write operations, which are discussed in the Write and Read Operations section. The general $\mathrm{I}^{2} \mathrm{C}$ protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, defined as a high-to-low transition on the serial data line, SDA, while the serial clock line, SCL, remains high. This indicates that a data stream is to follow. All slave peripherals connected to the serial bus respond to the start condition and shift in the next eight bits, consisting of a 7-bit slave address (MSB first) plus an $\mathrm{R} / \overline{\mathrm{W}}$ bit that determines the direction of the data transfer, that is, whether data is written to or read from the slave device $(0=\mathrm{write}, 1=\mathrm{read})$.

The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and holding it low during the high period of this clock pulse. All other devices on the bus remain idle while the selected device waits for data to be read from it or written to it. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is 0 , the master writes to the slave device. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is 1 , the master reads from the slave device.
2. Data is sent over the serial bus in sequences of nine clock pulses: eight bits of data followed by an acknowledge bit from the slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period because a low-to-high transition when the clock is high can be interpreted as a stop signal.

If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It can be an instruction, such as telling the slave device to expect a block write, or it can be a register address that tells the slave where subsequent data is to be written.
Because data can flow in only one direction, as defined by the $\mathrm{R} / \overline{\mathrm{W}}$ bit, it is not possible to send a command to a slave device during a read operation. Before performing a read operation, it may be necessary to first execute a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.
3. When all data bytes are read or written, stop conditions are established. In write mode, the master pulls the data line high during the $10^{\text {th }}$ clock pulse to assert a stop condition. In read mode, the master device releases the SDA line during the SCL low period before the ninth clock pulse, but the slave device does not pull it low. This is known as a no acknowledge. The master then takes the data line low during the SCL low period before the $10^{\text {th }}$ clock pulse and then high during the $10^{\text {th }}$ clock pulse to assert a stop condition.

Table 5. Setting $I^{2} \mathrm{C}$ Addresses via the ADR Pin

| Base Address | ADR Pin State | ADR Pin Logic State | Address in Binary ${ }^{1}$ | Address in Hex |
| :--- | :--- | :--- | :--- | :--- |
| 111AA10 | Ground | 00 | 1110010 X | 0xE4 |
|  | Resistor to ground | 01 | 1110110 X | 0xEC |
|  | Floating | 10 | 1111010 X | 0xF4 |
|  | High | 11 | 1111110 X | 0xFC |

[^1]

Figure 35. General $I^{2} C$ Write Timing Diagram


Figure 36. General $I^{2} C$ Read Timing Diagram


Figure 37. Serial Bus Timing Diagram

## WRITE AND READ OPERATIONS

The $I^{2} \mathrm{C}$ specification defines several protocols for different types of read and write operations. The operations used in the ADM1178 are discussed in this section. Table 6 shows the abbreviations used in the command diagrams (see Figure 38 to Figure 43).

Table 6. $\mathrm{I}^{2} \mathrm{C}$ Abbreviations

| Abbreviation | Condition |
| :--- | :--- |
| S | Start |
| P | Stop |
| R | Read |
| W | Write |
| A | Acknowledge |
| N | No acknowledge |

## QUICK COMMAND

The quick command operation allows the master to check if the slave is present on the bus, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address, followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master asserts a stop condition on SDA to end the transaction.


Figure 38. Quick Command

## WRITE COMMAND BYTE

In the write command byte operation, the master device sends a command byte to the slave device, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address, followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends the command byte. The command byte is identified by an MSB $=0$. An MSB $=1$ indicates an extended register write (see the Write Extended Command Byte section).
5. The slave asserts an acknowledge on SDA.
6. The master asserts a stop condition on SDA to end the transaction.


Figure 39. Write Command Byte
The seven LSBs of the command byte are used to configure and control the ADM1178. Table 7 provides details of the function of each bit.

Table 7. Command Byte Operations

| Bit | Default | Name | Function |
| :--- | :--- | :--- | :--- |
| C0 | 0 | V_CONT | LSB, set to convert voltage continuously. If readback is attempted before the first conversion is complete, <br> the ADM1178 asserts an acknowledge and returns all 0s in the returned data. <br> Set to convert voltage once. Self-clears. ${ }^{2}$ C asserts a no acknowledge on attempted reads until the ADC <br> conversion is complete. |
| C1 | 0 | 0 | V_ONCE |
| Cet to convert current continuously. If readback is attempted before the first conversion is complete, the |  |  |  |
| ADM1178 asserts an acknowledge and returns all 0 s in the returned data. |  |  |  |
| Set to convert current once. Self-clears. $1^{2} \mathrm{C}$ asserts a no acknowledge on attempted reads until the ADC |  |  |  |
| conversion is complete. |  |  |  |

## WRITE EXTENDED COMMAND BYTE

In the write extended command byte operation, the master device writes to one of the three extended registers of the slave device, as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address, followed by the write bit (low).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master sends the register address byte. The MSB of this byte is set to 1 to indicate an extended register write. The two LSBs indicate which of the three extended registers is written to (see Table 8). All other bits should be set to 0 .
5. The slave asserts an acknowledge on SDA.
6. The master sends the extended command byte (refer to Table 9, Table 10, and Table 11).

| Bit | Default | Name | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | EN_ADC_OC1 | LSB, enabled if a single ADC conversion on the I channel exceeds the threshold set in the ALERT_TH register. |
| 1 | 0 | EN_ADC_OC4 | Enabled if four consecutive ADC conversions on the I channel exceed the threshold set in the <br> ALERT_TH register. <br> Enabled if the hot swap operation either has latches off or enters a cooldown cycle because of an |
| 2 | 1 | EN_HS_ALERT | overcurrent event. |
| 4 | 0 | ELEAR | Enables an alert if the hot swap operation is turned off by a transition that deasserts the ON pin or by <br> an operation that writes the SWOFF bit high. <br> Clears the OFF_ALERT, HS_ALERT, and ADC_ALERT status bits in the STATUS register. The value of these <br> bits may immediately change if the source of the alert is not cleared and the alert function is not disabled. <br> The CLEAR bit self-clears to 0 after the STATUS register bits are cleared. |

Table 10. ALERT_TH Register Operations

| Bit | Default | Function |
| :--- | :--- | :--- |
| $[7: 0]$ | FF | The ALERT_TH register sets the current level at which an alert occurs. Defaults to ADC full scale. The ALERT_TH 8-bit value <br> corresponds to the top eight bits of the current channel data. |

Table 11. CONTROL Register Operations

| Bit | Default | Name | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | SWOFF | LSB, forces the hot swap operation off. Equivalent to deasserting the ON pin. |

## READ VOLTAGE AND/OR CURRENT DATA BYTES

Depending on how the device is configured, ADM1178 can be set up to provide information in three ways after a conversion (or conversions): voltage and current readback, voltage only readback, and current only read back. See the Write Command Byte section for more details.

## Voltage and Current Readback

The ADM1178 digitizes both voltage and current. Three bytes are read back in the format shown in Table 12.

Table 12. Voltage and Current Readback Format

| Byte | Contents | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | Voltage MSBs | V11 | V10 | V9 | V8 | V7 | V6 | V5 | V4 |
| 2 | Voltage MSBs | 111 | 110 | 19 | 18 | 17 | 16 | 15 | 14 |
| 3 | Voltage LSBs | V3 | V2 | V1 | V0 | 13 | 12 | 11 | 10 |

## Voltage Readback

The ADM1178 digitizes voltage only. Two bytes are read back in the format shown in Table 13.

Table 13. Voltage Only Readback Format

| Byte | Contents | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | Voltage MSBs | V11 | V10 | V9 | V8 | V7 | V6 | V5 | V4 |
| 2 | Voltage LSBs | V3 | V2 | V1 | V0 | 0 | 0 | 0 | 0 |

## Current Readback

The ADM1178 digitizes current only. Two bytes are read back in the format shown in Table 14.

Table 14. Current Only Readback Format

| Byte | Contents | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | Current MSBs | 111 | 110 | 19 | 18 | 17 | 16 | 15 | 14 |
| 2 | Current LSBs | 13 | 12 | 11 | 10 | 0 | 0 | 0 | 0 |

The following series of events occurs when the master receives three bytes (voltage and current data) from the slave device:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address, followed by the read bit (high).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master receives the first data byte.
5. The master asserts an acknowledge on SDA.
6. The master receives the second data byte.
7. The master asserts an acknowledge on SDA.
8. The master receives the third data byte.
9. The master asserts a no acknowledge on SDA.
10. The master asserts a stop condition on SDA, and the transaction ends.

For cases where the master is reading voltage only or current only, two data bytes are read and Step 7 and Step 8 are not required.


Figure 41. Three-Byte Read from ADM1178


Figure 42. Two-Byte Read from ADM1178

## Converting ADC Codes to Voltage and Current Readings

Equation 10 and Equation 11 can be used to convert ADC codes representing voltage and current from the ADM1178 12-bit ADC into actual voltage and current values.

$$
\begin{equation*}
\text { Voltage }=\left(V_{\text {FULLSCALE }} / 4096\right) \times \text { Code } \tag{10}
\end{equation*}
$$

where:
$V_{\text {FULLSCALE }}=6.65 \mathrm{~V}$ (7:2 range) or 26.35 V (14:1 range). Code is the ADC voltage code read from the device (Bit V11 to Bit V0).

Current $=\left(\left(I_{\text {Fullscale }} / 4096\right) \times\right.$ Code $) /$ Sense Resistor where:
$I_{\text {FULLSCALE }}=105.84 \mathrm{mV}$.
Code is the ADC current code read from the device (Bit I11 to Bit I0).

## Read Status Register

A single register of status data can also be read from the ADM1178 as follows:

1. The master device asserts a start condition on SDA.
2. The master sends the 7-bit slave address, followed by the read bit (high).
3. The addressed slave device asserts an acknowledge on SDA.
4. The master receives the status byte.
5. The master asserts an acknowledge on SDA.


Figure 43. Status Read from ADM1178
Table 15 shows the ADM1178 STATUS registers in detail. Note that Bit 1, Bit 3, and Bit 5 are cleared by writing to Bit 4 (the CLEAR bit) of the ALERT_EN register.

Table 15. Status Byte Operations

| Bit | Name | Function |
| :---: | :---: | :---: |
| 0 | ADC_OC | An ADC-based overcurrent comparison is detected on the last three conversions. |
| 1 | ADC_ALERT | An ADC-based overcurrent trip has occurred, causing the alert. Cleared by writing to Bit 4 of the ALERT_EN register. |
| 2 | HS_OC | The hot swap operation is off due to an analog overcurrent event. On parts that latch off, this is the same as the HS_ALERT status bit (if EN_HS_ALERT = 1). On the retry parts, this indicates the current state: a 0 can indicate that the data was read during a period when the device was retrying or that it has successfully hot swapped by retrying after at least one overcurrent timeout. |
| 3 | HS_ALERT | The hot swap operation has failed since the last time this was reset. Cleared by writing to Bit 4 of the ALERT_EN register. |
| 4 | OFF_STATUS | The state of the ON pin. Set to 1 if the input pin is deasserted. Can also be set to 1 by writing to the SWOFF bit of the CONTROL register. |
| 5 | OFF_ALERT | An alert has been caused by either the ON pin or the SWOFF bit. Cleared by writing to Bit 4 of the ALERT_EN register. |

## APPLICATIONS INFORMATION

## APPLICATIONS WAVEFORMS



Figure 44. Inrush Current Control into $220 \mu$ F Load
(Channel 1 = I Load, Channel $2=V_{\text {tMER, }}$, Channel $3=V_{\text {GAte, }}$ Channel $4=$ Vout)


Figure 45. Overcurrent Condition at Startup (ADM1178-1 Model) (Channel $1=I_{\text {LOAD }}$, Channel $2=V_{\text {TMER, }}$, Channel $3=V_{\text {GATE, }}$, Channel $4=$ V OUT )

Figure 46. Overcurrent Condition at Startup (ADM1178-2 Model) (Channel $1=I_{\text {LOAD }}$, Channel $2=V_{\text {TMER, }}$, Channel $3=V_{\text {GATE, }}$ Channel $4=V_{\text {OUT }}$ )



Figure 47. Overcurrent Condition During Operation (ADM1178-1 Model) (Channel $1=I_{\text {LOAD }}$, Channel $2=V_{\text {TMER, }}$ Channel $3=V_{\text {GATE, }}$ Channel $\left.4=V_{\text {OUT }}\right)$


Figure 48. Overcurrent Condition During Operation (ADM1178-2 Model) (Channel $1=I_{\text {LOAD }}$, Channel $2=V_{\text {TMER }}$, Channel $3=V_{\text {GATE, }}$, Channel $4=$ Vout )

## ALERTB OUTPUT

The ALERTB output is an open-drain pin with 30 V tolerance. This output can be used as an overcurrent flag by connecting it to the general-purpose logic input of a controller. During normal operation, this output is pulled high. (An external pull-up resistor should be used because this is an open-drain pin.) When an overcurrent condition occurs, the ADM1178 pulls this output low. If any of the enabled latched alerts in the status byte (ADC_ALERT, HS_ALERT, and OFF_ALERT) are triggered, the ALERTB output asserts. For a programmable ADC-based overcurrent limit level point, the ADC_ALERT latch must be enabled. The overcurrent threshold that triggers an alert is then programmed via the ALERT_TH register. This pin is disabled by default at power up. See the ALERT_EN register to enable.


## KELVIN SENSE RESISTOR CONNECTION

When using a low value sense resistor for high current measurement, the problem of parasitic series resistance can arise. The pad and solder resistance can be a substantial fraction of the rated resistance, making the total resistance larger than expected. This error problem can be largely avoided by using a Kelvin sense connection. This type of connection separates the high current path through the resistor and the voltage drop across the resistor. A four pad resistor can be used or a split pad layout can be used with a two pad sense resistor to achieve Kelvin sensing.

## Data Sheet

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA
Figure 50. 10-Lead Mini Small Outline Package [MSOP] (RM-10)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Hot Swap Retry Option | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADM1178-1ARMZ-R7 | Automatic Retry Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 -Lead MSOP | RM-10 | M62 |
| ADM1178-2ARMZ-R7 | Latched Off Version | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 10 -Lead MSOP | RM-10 | M64 |
| EVAL-ADM1178EBZ |  |  | Evaluation Board |  |  |

${ }^{1} Z=$ RoHS Compliant Part.

## NOTES

$1^{2} C$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Hot Swap Voltage Controllers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
LTC4227CUFD-4\#PBF LTC4212IMS MAX16141ADF/V+ ADM1075-2ARUZ-RL7 LM5067MW-1/NOPB MAX5969BETB+T MIC22700YML-TR LT1640LIS8\#PBF LTC4217CDHC-12\#PBF LT4294HDD\#PBF LTC4253CGN\#PBF LTC4260IGN\#PBF LTC4211CMS8\#PBF LTC4230CGN\#PBF LTC4224IMS-1\#PBF LTC4216IMS\#PBF LTC4212IMS\#PBF LTC4260CGN\#PBF LTC4227CGN-2\#PBF LTC4244IGN\#PBF LTC4212CMS\#PBF LT4250HCN8\#PBF ADM1276-3ACPZ-RL LTC4226IUD-1\#PBF ADM1075-2ACPZ ADM1075-1ACPZ ADM1073ARUZ ADM1073ARUZ-REEL7 ADM1075-1ARUZ ADM1075-2ARUZ ADM1170-1AUJZ-RL7 ADM1171-2AUJZ-RL7 ADM1172-1AUJZ-RL7 ADM1172-2AUJZ-RL7 ADM1177-1ARMZ-R7 ADM1177-2ARMZ-R7 ADM1275-3ARQZ ADM1275-1ARQZ ADM1275-3ARQZ-R7 ADM1276-3ACPZ ADM4210-1AUJZ-RL7 ADM1275-2ARQZ ADM1070ARTZ-REEL7 LTC1645IS\#PBF LTC1645CS\#PBF LTC4251BIS6-1\#TRMPBF LTC1422IS8\#PBF LT1641CS8\#PBF LT1640HCS8\#PBF LT1640HIS8\#PBF


[^0]:    ${ }^{1}$ Monitoring accuracy is a measure of the error in a code that is read back for a particular voltage/current. This is a combination of amplifier error, reference error, ADC error, and error in ADC full-scale code conversion factor.
    ${ }^{2}$ This is an absolute value to be used when converting ADC codes to current readings; any inaccuracy in this value is factored into absolute current accuracy values (see the Specifications for the Current Sense Absolute Accuracy parameter).
    ${ }^{3}$ These are absolute values to be used when converting ADC codes to voltage readings; any inaccuracy in these values is factored into voltage accuracy values (see the Specifications for the Voltage Sense Accuracy parameter).
    ${ }^{4}$ Time between the receipt of the command byte and the actual ADC result being placed in the register.
    ${ }^{5}$ Guaranteed by design; not production tested.

[^1]:    ${ }^{1} \mathrm{X}=$ don't care.

