## FEATURES

## 3 kV rms isolated RS-485/RS-422 transceiver

Low radiated emissions, integrated, isolated dc-to-dc converter
Passes EN 55032 Class B with margin on a 2-layer PCB
Cable invert smart feature
Correct reversed cable connection on $A, B, Y$, and $Z$ bus pins while maintaining full receiver fail-safe feature
ESD protection on RS-485 A, B, $Y$ and $Z$ pins $\geq \pm 12 \mathrm{kV}$ IEC61000-4-2 contact discharge $\geq \pm 15$ kV IEC61000-4-2 air discharge
High speed 25 Mbps data rate (ADM2565E/ADM2567E)
Low speed 500 kbps data rate for EMI control
(ADM2561E/ADM2563E)
Flexible power supplies
Input Vcc supply of 3 V to 5.5 V
Logic $\mathrm{V}_{10}$ supply of 1.7 V to 5.5 V
$\mathrm{V}_{\text {seL }}$ pin to select $\mathrm{V}_{\text {Iso }}$ supply of $5 \mathrm{~V}\left(\mathrm{~V}_{\text {cc }}>4.5 \mathrm{~V}\right)$ or 3.3 V
PROFIBUS compliant for 5 V Viso
Wide operating temperature range: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
High common-mode transient immunity: $\mathbf{2 5 0} \mathbf{~ k V} / \mu \mathrm{s}$
Short-circuit, open-circuit, and floating input receiver fail-safe
Supports 192 bus nodes ( $72 \mathrm{k} \Omega$ receiver input impedance)
Full hot swap support (glitch free power-up/power-down)
Safety and regulatory approvals (pending)
CSA Component Acceptance Notice 5A, DIN V VDE V 0884-
11, UL 1577, CQC11-471543-2012, IEC 61010-1
Complies with ANSI/TIA/EIA-485-A-98 and ISO 8482:1987(E)
28-lead, fine pitch SOIC_W package ( $10.15 \mathrm{~mm} \times 10.05 \mathrm{~mm}$ ) with $\mathbf{8 . 0} \mathbf{~ m m}$ creepage and clearance

## APPLICATIONS

Heating, ventilation, and air conditioning (HVAC) networks Industrial field buses
Building automation
Utility networks
Energy meters

## GENERAL DESCRIPTION

The ADM2561E, ADM2563E, ADM2565E, and ADM2567E are $3 \mathrm{kV} \mathrm{rms} \mathrm{signal} \mathrm{and} \mathrm{power} \mathrm{isolated} \mathrm{RS-485} \mathrm{transceivers}$. These devices are designed for balanced transmission lines and comply with ANSI/TIA/EIA-485-A-98 and ISO 8482:1987(E). The devices pass radiated emissions testing to the EN 55032 Class B standard with margin on a 2-layer printed circuit board (PCB) using two small external 0402 ferrites on isolated power and ground pins. The device features an integrated, low electromagnetic interference (EMI), isolated dc-to-dc converter, which eliminates the need for an external isolated power supply. The isolation barrier provides immunity to system level electromagnetic compatibility (EMC) standards. The family of isolator devices features $\pm 12 \mathrm{kV}$ contact and $\pm 15 \mathrm{kV}$ air IEC61000-4-2 ESD protection on the RS-485 A, B, Y, and Z pins. The devices also features cable invert pins, allowing the user to quickly correct reversed cable connection on the $\mathrm{A}, \mathrm{B}, \mathrm{Y}$, and Z bus pins while maintaining full receiver fail-safe performance.
Slew rate limited versions are available, which are optimized for low speed over long cable runs, and have a maximum data rate of 500 kbps . Half duplex and full duplex variants are available. The full duplex generics allow independent cable inversion of the driver and receiver for additional flexibility.

Table 18 shows the summary description of each generic.

## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description .....  1
Revision History ..... 2
Functional Block Diagrams. ..... 3
Specifications ..... 4
Timing Specifications ..... 6
Package Characteristics ..... 9
Regulatory Information ..... 9
Insulation and Safety Related Specifications ..... 9
DIN VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending) ..... 10
Absolute Maximum Ratings ..... 11
Thermal Resistance ..... 11
Electrostatic Discharge (ESD) Ratings ..... 11
ESD Caution ..... 11
Pin Configurations and Function Descriptions ..... 12
Typical Performance Characteristics ..... 14
Test Circuits ..... 19
Theory of Operation ..... 20
Low EMI Integrated DC-to-DC Converter ..... 20
REVISION HISTORY
8/2020-Rev. A to Rev. B
Changed ADM2565E Status and ADM2567E Status from Pending to Released

$\qquad$
Throughout
Changes to Features Section and General Description Section .....  1
Changes to Table 5 .....  9
Changes to 192 Transceivers on the Bus Section ..... 23
Changes to Ordering Guide ..... 28
Deleted Pending Products Section and Table 22 ..... 29
Robust Low Power Digital Isolator ..... 20
High Driver Differential Output Voltage ..... 20
IEC61000-4-2 ESD Protection ..... 20
Truth Tables ..... 21
Receiver Fail-Safe ..... 22
Driver And Receiver Cable Inversion ..... 22
Hot Swap Inputs ..... 22
192 Transceivers on the Bus ..... 23
Driver Output Protection ..... 23
1.7 V To 5.5 V V ${ }_{\text {IO }}$ Logic Supply ..... 23
Applications Information ..... 24
PCB Layout and Electromagnetic Interference (EMI) ..... 24
Device Power-Up ..... 24
Maximum Data Rate vs. Ambient Temperature ..... 24
Isolated PROFIBUS Solution ..... 25
EMC, EFT, and Surge ..... 25
Insulation Lifetime. ..... 25
Typical Applications ..... 26
Outline Dimensions ..... 28
Ordering Guide ..... 28
6/2020—Rev. 0 to Rev. A
Changes to General Description Section ..... 1
Changes to DIN VDE V 0884-11 (VDE V 0884-11) Insulation Characteristics (Pending) Section ..... 10
Changes to Table 8 ..... 11
Added Electrostatic Discharge (ESD) Ratings Section, ESD Ratings for ADM2561E/ADM2563E/ADM2565E/ADM2567E Section, and Table 11; Renumbered Sequentially ..... 11
Changes to Ordering Guide. ..... 28
Changes to Table 21 ..... 29

## 5/2020-Revision 0: Initial Version

## Data Sheet

FUNCTIONAL BLOCK DIAGRAMS


Figure 1. ADM2563E/ADM2567E


## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## SPECIFICATIONS

All voltages are relative to their respective ground: $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}, 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IO}} \leq 5.5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{MIN}}\left(-40^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\mathrm{MAX}}\left(+105^{\circ} \mathrm{C}\right)$. All minimum and maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {IO }}=5 \mathrm{~V}$, $\mathrm{V}_{\text {ISoout }}$ output voltage $\left(\mathrm{V}_{\text {ISO }}\right)=3.3 \mathrm{~V}\left(\mathrm{~V}_{\text {SEL }}=\mathrm{GND}_{\text {ISO }}\right)$, unless otherwise noted. All parameters are characterized with a BLM15HD182SN1 ferrite bead between the $\mathrm{V}_{\text {Isoout }}$ and $\mathrm{V}_{\text {Isoin }}$ pins, and between the $\mathrm{GND}_{\text {ISo }}$ and $\mathrm{GND}_{2}$ pins.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRIMARY SUPPLY CURRENT <br> Vcc Supply Current—Unloaded <br> $\mathrm{V}_{10}$ Logic Supply Current | Icc Io |  | $\begin{aligned} & 21 \\ & 28 \\ & 20 \\ & 26 \\ & 0.65 \\ & 5 \end{aligned}$ | $\begin{aligned} & 46 \\ & 48 \\ & 53 \\ & 51 \\ & 0.9 \\ & 8 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA <br> mA | $\begin{aligned} & \mathrm{V}_{\text {SEL }}=\mathrm{GND}_{\text {ISO }}(\mathrm{DE}=0 \mathrm{~V}) \\ & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \mathrm{~V}_{\text {SEL }}=\mathrm{V}_{\text {ISO }}(\mathrm{DE}=0 \mathrm{~V}) \\ & \mathrm{V}_{\text {SEL }}=\mathrm{GND}_{\text {ISO }}\left(\mathrm{DE}=\mathrm{V}_{10}\right) \\ & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \mathrm{~V}_{\text {SEL }}=\mathrm{V}_{\text {ISO }}\left(\mathrm{DE}=\mathrm{V}_{10}\right) \\ & \mathrm{DE}=0 \mathrm{~V} \\ & \mathrm{DE}=\mathrm{V}_{10} \end{aligned}$ |
| ISOLATED SUPPLY CURRENT <br> ADM2561E/ADM2563E <br> (Data Rate $=500 \mathrm{kbps}$ ) <br> ADM2565E/ADM2567E <br> (Data Rate = 25 Mbps ) | IIsoin |  | 50 55 | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | mA | $\mathrm{V}_{\text {Isoin }}=3 \mathrm{~V}$ to $3.465 \mathrm{~V}, 54 \Omega$ between Y and Z <br> $\mathrm{V}_{\text {ISoIN }}=3 \mathrm{~V}$ to $3.465 \mathrm{~V}, 54 \Omega$ between Y and Z |
| ISOLATED DC-TO-DC CONVERTER <br> Visoout Output Voltage <br> Output Current Available from $V_{\text {Isoout }}$ Supply Pin Vcc Minimum Start-Up Voltage Start-Up Time | VISO <br> Isoout <br> $V_{\text {start }}$ <br> tstart | 3 <br> 4.5 <br> 90 $3.135$ | 3.3 <br> 5.0 <br> 10 | $\begin{aligned} & 3.465 \\ & 5.25 \end{aligned}$ | V <br> V <br> mA <br> V <br> ms | $\mathrm{V}_{\text {sel }}=\mathrm{GND}_{\text {Iso, }}$, $\mathrm{I}_{\text {Isoout }}=10 \mathrm{~mA}$ minimum to 55 mA maximum ${ }^{1}$ <br> $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SEL}}=\mathrm{V}_{\text {ISO, }}$ IISoout $=10 \mathrm{~mA}$ minimum to 90 mA maximum ${ }^{1}$ $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SEL}}=\mathrm{V}_{\text {ISOO }}, \mathrm{V}_{\text {ISO }} \geq 4.5 \mathrm{~V}$ <br> $\mathrm{DE}=\mathrm{GND}_{1}$, see the Device Power-Up section <br> $D E=G N D_{1}$, see the Device Power-Up section |
| DRIVER <br> Differential Output Voltage Loaded <br> Over Common-Mode Range <br> $\Delta\left\|\mathrm{V}_{\mathrm{OD} 2}\right\|$ for Complementary Output States <br> Common-Mode Output Voltage <br> $\Delta \mid$ Voc $\mid$ for Complementary Output States <br> Short-Circuit Output Current <br> Output Leakage Current (Y, Z) ${ }^{2}$ <br> Pin Capacitance (A, B, Y, Z) | \|VOD2| <br> \|VOD3| <br> $\Delta\left\|\mathrm{VOD}_{2}\right\|$ <br> Voc <br> $\Delta\left\|V_{o c}\right\|$ <br> los <br> lo <br> $\mathrm{C}_{\mathrm{IN}}$ | 2.0 <br> 1.5 <br> 2.1 <br> 1.5 <br> 2.1 <br> $-250$ <br> $-50$ |  | VISO <br> VISO <br> $V_{\text {ISO }}$ <br> Viso <br> Viso <br> 0.2 <br> 3.0 <br> 0.2 <br> $+250$ <br> 50 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |  |
| RECEIVER <br> Differential Input Threshold Voltage, Noninverted Differential Input Threshold Voltage, Inverted Input Voltage Hysteresis Input Current (A, B) <br> Pin Capacitance (A, B) |  | $-200$ <br> 30 $-133$ | $\begin{aligned} & -125 \\ & 125 \\ & 25 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & -30 \\ & 200 \\ & 167 \end{aligned}$ | mV <br> mV <br> mV <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> pF | $\begin{aligned} & -7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V}, \text { INV/INVR }=0 \mathrm{~V} \\ & -7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V}, \text { INV/INVR }=\mathrm{V}_{10} \\ & -7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { powered/unpowered, } \mathrm{V}_{\mathbb{I}}=12 \mathrm{~V} \\ & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\text { powered/unpowered, } \mathrm{V}_{\mathbb{I N}}=-7 \mathrm{~V} \\ & \text { Input voltage }\left(\mathrm{V}_{\text {IN }}\right)=0.4 \sin \left(10 \pi t \times 10^{6}\right) \\ & \hline \end{aligned}$ |

ADM2561E/ADM2563E/ADM2565E/ADM2567E

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL LOGIC INPUTS Input Low Voltage Input High Voltage Input Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{H}} \\ & \mathrm{I}_{\mathrm{I}} \end{aligned}$ | $\begin{aligned} & 0.7 \times V_{10} \\ & -1 \\ & -1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 10 \end{aligned}$ | $\begin{aligned} & 0.3 \times V_{10} \\ & 2 \\ & 30 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | DE, $\overline{R E}, ~ T x D, ~ I N V, ~ I N V R, ~ I N V D ~$ DE, $\overline{R E}, ~ T x D, ~ I N V, ~ I N V R, ~ I N V D ~$ $D E, \overline{R E}, T x D, V_{I N}=0 V$ or $V_{I O}$ INV, INVR, INVD, $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{I}}$ |
| RxD DIGITAL OUTPUT <br> Output Low Voltage <br> Output High Voltage <br> Short-Circuit Current <br> Three-State Output Leakage Current | VoL <br> VoH <br> lozr | $\begin{aligned} & 2.4 \\ & 2.0 \\ & V_{10}-0.2 \\ & -1 \end{aligned}$ | $+0.01$ | 0.4 <br> 0.4 <br> 0.2 $\begin{aligned} & 100 \\ & +1 \end{aligned}$ | V <br> V <br> V <br> V <br> V <br> V <br> mA <br> $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IO}}=3.6 \mathrm{~V}$, output current (lout) $=2.0 \mathrm{~mA}$, differential input voltage $\left(\mathrm{V}_{\mathrm{I}}\right) \leq-0.2 \mathrm{~V}$ $\begin{aligned} & \mathrm{V}_{\text {IO }}=2.7 \mathrm{~V} \text {, lout }=1.0 \mathrm{~mA}, \mathrm{~V}_{\text {ID }} \leq-0.2 \mathrm{~V} \\ & \mathrm{~V}_{10}=1.95 \mathrm{~V} \text {, lout }=500 \mu \mathrm{~A}, \mathrm{~V}_{10} \leq-0.2 \mathrm{~V} \\ & \mathrm{~V}_{10}=3.0 \mathrm{~V} \text {, lout }=-2.0 \mathrm{~mA}, \mathrm{~V}_{10} \geq-0.03 \mathrm{~V} \\ & \mathrm{~V}_{10}=2.3 \mathrm{~V} \text {, lout }=-1.0 \mathrm{~mA}, \mathrm{~V}_{\text {ID }} \geq-0.03 \mathrm{~V} \\ & \mathrm{~V}_{10}=1.7 \mathrm{~V} \text {, lout }=-500 \mu \mathrm{~V}, \mathrm{~V}_{10} \geq-0.03 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { or } \mathrm{V}_{10}, \overline{\mathrm{RE}}=0 \mathrm{~V} \\ & \overline{\mathrm{RE}}=\mathrm{V}_{10}, \mathrm{RxD}=0 \mathrm{~V} \text { or } \mathrm{V}_{10} \end{aligned}$ |
| COMMON-MODE TRANSIENT IMMUNITY ${ }^{3}$ | CMTI | 250 |  |  | kV/ $/ \mathrm{s}$ | $\mathrm{V}_{\mathrm{CM}} \geq \pm 1 \mathrm{kV}$, transient magnitude measured at between $20 \%$ and $80 \%$ of $V_{\text {См, }}$, see Figure 46 and Figure 47 |

[^0]
## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## TIMING SPECIFICATIONS

ADM2565E/ADM2567E
All minimum and maximum specifications apply over the entire recommended operation range, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {Io }}=1.7 \mathrm{~V}$ to 5.5 $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\left(-40^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\mathrm{MAX}}\left(+105^{\circ} \mathrm{C}\right)$. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {IO }}=5 \mathrm{~V}, \mathrm{~V}_{\text {ISO }}=3.3 \mathrm{~V}\left(\mathrm{~V}_{\text {SEL }}=\mathrm{GND}_{\text {ISO }}\right)$. All parameters are characterized with a BLM15HD182SN1 ferrite bead between the Visoout and Visoin pins, and between the GNDiso and $\mathrm{GND}_{2}$ pins.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER <br> Maximum Data Rate Propagation Delay Output Skew Rise Time/Fall Time Enable Time Disable Time | $\mathrm{t}_{\text {DPLH, }} \mathrm{t}_{\text {DPHL }}$ <br> $\mathrm{t}_{\text {skEw }}$ <br> $t_{D R}, t_{D F}$ <br> $\mathrm{t}_{\mathrm{zL}}, \mathrm{t}_{\mathrm{zH}}$ <br> tız, thz | 25 | $\begin{aligned} & 18 \\ & 1.5 \\ & 4.5 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & 25 \\ & 5 \\ & 10 \\ & 40 \\ & 40 \end{aligned}$ | Mbps <br> ns <br> ns <br> ns <br> ns <br> ns | $R_{L}=54 \Omega, C_{L_{1}}=C_{L_{2}}=100 \mathrm{pF}$, see Figure 3 and Figure 42 <br> $R_{L}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 3 and Figure 42 <br> $R_{L}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 3 and Figure 42 <br> $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 43 <br> $R_{L}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 43 |
| RECEIVER <br> Propagation Delay Output Skew Enable Time Disable Time | $t_{\text {RPLH }}, t_{\text {RPHL }}$ <br> $\mathrm{t}_{\text {skew }}$ <br> $\mathrm{t}_{\mathrm{zL}}, \mathrm{t}_{\mathrm{z}} \mathrm{H}$ <br> $\mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{HZ}}$ |  | $\begin{aligned} & 32 \\ & 2 \\ & 4 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 6 \\ & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \text {, see Figure } 4 \text { and Figure } 44 \\ & C_{L}=15 \mathrm{pF} \text {, see Figure } 4 \text { and Figure } 44 \\ & R_{\mathrm{L}}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF} \text {, see Figure } 6 \text { and Figure } 45 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF} \text {, see Figure } 6 \text { and Figure } 45 \\ & \hline \end{aligned}$ |
| RECEIVER CABLE INVERT, INVR <br> Propagation Delay High to Low Low to High | tinveph tinvepli |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\mathrm{V}_{10} \geq+200 \mathrm{mV}$ or $\mathrm{V}_{10} \leq-200 \mathrm{mV}$, see Figure 7 <br> $V_{I D} \geq+200 \mathrm{mV}$ or $\mathrm{V}_{\text {ID }} \leq-200 \mathrm{mV}$, see Figure 7 |
| DRIVER CABLE INVERT, INVD <br> Propagation Delay High to Low Low to High | tinvophl $\mathrm{t}_{\mathrm{INVDPL}}$ |  |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\mathrm{TxD}=0 \mathrm{~V}$ or $\mathrm{TxD}^{\mathrm{D}}=\mathrm{V}_{10}$, see Figure 8 <br> $\mathrm{TxD}=0 \mathrm{~V}$ or $\mathrm{TxD}^{\mathrm{D}}=\mathrm{V}_{10}$, see Figure 8 |

## ADM2561E/ADM2563E

All minimum and maximum specifications apply over the entire recommended operation range, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {IO }}=1.7 \mathrm{~V}$ to 5.5 $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\left(-40^{\circ} \mathrm{C}\right)$ to $\mathrm{T}_{\mathrm{MAX}}\left(+105^{\circ} \mathrm{C}\right)$. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {IO }}=5 \mathrm{~V}, \mathrm{~V}_{\text {ISO }}=3.3 \mathrm{~V}\left(\mathrm{~V}_{\text {SEL }}=\mathrm{GND}_{\text {ISO }}\right)$.

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 500 |  |  | kbps |  |
| Propagation Delay | $\mathrm{t}_{\text {DPLL, }}$ tophL |  | 220 | 400 | ns | $\mathrm{RL}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, see Figure 3 and Figure 42 |
| Output Skew | $\mathrm{tskew}^{\text {chen }}$ |  | 5 | 100 | ns | $\mathrm{RL}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{L_{1}}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF}$, see Figure 3 and Figure 42 |
| Rise Time/Fall Time | $\mathrm{t}_{\mathrm{DR}}, \mathrm{t}_{\mathrm{DF}}$ | 200 | 280 | 600 | ns | $\mathrm{R}_{\mathrm{L}}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$, see Figure 3 and Figure 42 |
| Enable Time | $\mathrm{t}_{\mathrm{zL}}, \mathrm{t}_{\mathrm{z}}{ }^{\text {r }}$ |  | 130 | 1000 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, see Figure 5 and Figure 43 |
| Disable Time | $\mathrm{t}_{\mathbf{L z},} \mathrm{t}_{\mathrm{Hz}}$ |  | 800 | 2000 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega, C_{L}=50 \mathrm{pF}$, see Figure 5 and Figure 43 |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay | $\mathrm{t}_{\text {RPLH, }} \mathrm{t}_{\text {RPHL }}$ |  | 35 | 200 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see Figure 4 and Figure 44 |
| Output Skew | $\mathrm{tskew}^{\text {che }}$ |  | 2 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see Figure 4 and Figure 44 |
| Enable Time |  |  | 10 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see Figure 6 and Figure 45 |
| Disable Time | $\mathrm{t}_{\mathrm{L},}, \mathrm{t}_{\mathrm{Hz}}$ |  | 10 | 100 | ns | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, see Figure 6 and Figure 45 |
| RECEIVER CABLE INVERT, INVR Propagation Delay |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| High to Low | tinvephl |  | 25 | 200 | ns | $\mathrm{V}_{\text {ID }} \geq+200 \mathrm{mV}$ or $\mathrm{V}_{\text {ID }} \leq-200 \mathrm{mV}$, see Figure 7 |
| Low to High | $\mathrm{t}_{\text {INVPPL }}$ |  | 25 | 200 | ns | $\mathrm{V}_{\text {ID }} \geq+200 \mathrm{mV}$ or $\mathrm{V}_{\text {ID }} \leq-200 \mathrm{mV}$, see Figure 7 |
| DRIVER CABLE INVERT, INVD |  |  |  |  |  |  |
| Propagation Delay |  |  |  |  |  |  |
| High to Low | $\mathrm{t}_{\text {INVOPHL }}$ |  | 220 | 400 | ns | TxD $=0 \mathrm{~V}$ or $\mathrm{TxD}^{\text {c }}=\mathrm{V}_{10}$, see Figure 8 |
| Low to High | $\mathrm{t}_{\text {INVOPLH }}$ |  | 220 | 400 | ns | TxD $=0 \mathrm{~V}$ or $\mathrm{TxD}=\mathrm{V}_{10}$, see Figure 8 |

## Timing Diagrams



NOTES

1. $Y=A, Z=B$ FOR ADM2561E/ADM2565E

Figure 3. Driver Propagation Delay, Rise/Fall Timing (See Figure 42 for Test Circuit)


Figure 4. Receiver Propagation Delay (See Figure 44 for Test Circuit)


Figure 5. Driver Enable or Disable Timing (See Figure 43 for Test Circuit)


Figure 6. Receiver Enable or Disable Timing (See Figure 45 for Test Circuit)


Figure 7. Receiver Cable Invert Timing


## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input to Output) ${ }^{1}$ | R-O |  | $10^{13}$ |  | $\Omega$ |  |
| Capacitance (Input to Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 3.0 |  | pF | Input capacitance |

${ }^{1}$ Device considered a 2-terminal device: short together Pin 1 to Pin 14 and short together Pin 15 to Pin 28.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

For additional information, see www.analog.com/icouplersafety.
Table 5. ADM2561E/ADM2563E/ADM2565E/ADM2567E Approvals

| UL (Pending) | CSA (Pending) | VDE (Pending) | CQC (Pending) |
| :---: | :---: | :---: | :---: |
| Recognized Under UL 1577 Component Recognition Program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | To be certified under DIN V VDE 0884-11 ${ }^{2}$ | $\begin{aligned} & \text { Certified under } \\ & \text { CQC11-471543-2012 } \end{aligned}$ |
| Single Protection, 3 kV rms | CSA 62368-1-14, EN 62368-1:2014/A11:2017 and IEC 62368-1:2014 second edition: Basic insulation at 800 V rms ( 1131 V peak) <br> Reinforced insulation at 400 V rms (565 V peak) <br> IEC 60601-1 Edition 3.1: <br> 1 means of patient protection (MOPP), 250 V rms (354 V peak) <br> CSA 61010-1-12 and IEC 61010-1 third edition: Basic insulation at 300 V rms mains, 800 V rms (1131 V peak) from secondary circuit Reinforced insulation at 300 V rms mains, 400 V rms ( 565 V peak) from secondary circuit | Basic insulation: <br> Working voltage $\left(V_{\text {Iowm }}\right)=400 \mathrm{~V} \mathrm{rms}$ <br> Repetitive maximum voltage $\left(\mathrm{V}_{\text {IORM }}\right)=$ 565 V peak <br> Surge isolation voltage $\left(V_{\text {IOSM }}\right)=10 \mathrm{kV}$ peak <br> Highest allowable overvoltage $\left(\mathrm{V}_{\text {Іттм }}\right)=$ 8000 V peak) <br> Reinforced insulation: <br> Working voltage $\left(\mathrm{V}_{\text {Iowm }}\right)=$ 330 V rms <br> Repetitive maximum voltage $\left(\mathrm{V}_{\text {IORM }}\right)=$ 466 V peak <br> Surge isolation voltage $\left(\mathrm{V}_{\text {IosM }}\right)=6.25 \mathrm{kV}$ peak <br> Highest allowable overvoltage $\left(\mathrm{V}_{\text {Іттм }}\right)=$ 8000 V peak) | GB4943.1-2011: <br> Basic insulation at 800 V rms (1131 V peak) Reinforced insulation at 400 V rms ( 565 V peak) |
| File (Pending) | File 205078 (basic, reinforced pending) | File (pending) | File (pending) |

${ }^{1}$ In accordance with UL 1577, each ADM2561E/ADM2563E/ADM2565E/ADM2567E is proof tested by applying an insulation test voltage $\geq 3600 \mathrm{Vrms}$ for 1 sec.
${ }^{2}$ In accordance with DIN V VDE 0884-11, each ADM2561E/ADM2563E/ADM2565E/ADM2567E is proof tested by applying an insulation test voltage $\geq 1060 \mathrm{~V}$ peak for 1 sec (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 6. Critical Safety Related Dimensions and Material Properties

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 3 | kV rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(101) | 8.3 | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 8.3 | mm | Measured from input terminals to output terminals, shortest distance along body |
| Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance) | L (PCB) | 8.1 | mm | Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane |
| Minimum Internal Gap (Internal Clearance) |  | 22 | $\mu \mathrm{m}$ min | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >600 | V | DIN IEC 112/VDE 0303 Part 1 |
| Material Group |  | I |  | Material Group (DIN VDE 0110: 1989-01, Table 1) |

## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## DIN VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS (PENDING)

The ADM2561E/ADM2563E/ADM2565E/ADM2567E are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits. The asterisk (*) marking on packages denotes DIN VDE V 0884-11 approval.

Table 7.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CLASSIFICATIONS <br> Installation Classification per DIN VDE V 0110 for Rated Mains Voltage $\leq 150 \mathrm{~V} \text { rms }$ $\leq 300 \mathrm{~V} \text { rms }$ $\leq 400 \mathrm{~V} \text { rms }$ <br> Climatic Classification <br> Pollution Degree | Per DIN VDE V 0110, Table 1 |  | ```I to IV \| to |I I 40/105/21 2``` |  |
| VOLTAGE <br> Maximum Working Insulation Voltage <br> Maximum Repetitive Peak Insulation Voltage Input to Output Test Voltage <br> Method b1 <br> Method a <br> After Environmental Tests, Subgroup 1 <br> After Input and/or Safety Test, Subgroup 2/Subgroup 3 <br> Highest Allowable Overvoltage Surge Isolation Voltage, Basic <br> Surge Isolation Voltage, Reinforced | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }} 100 \%$ production tested, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> $V_{\text {IORM }} \times 1.5=V_{\text {pd }(m)}, t_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> $V_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd }(m)}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ <br> Transient overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ <br> Peak voltage $\left(\mathrm{V}_{\text {Peak }}\right)=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}$, $50 \%$ fall time <br> $V_{\text {Peak }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | Viowm <br> VIorm <br> $V_{\text {PR }}$ <br> $V_{\text {Iotm }}$ <br> $V_{\text {Iosm }}$ <br> Viosm | 400 <br> 565 <br> 1060 <br> 848 <br> 678 <br> 8000 <br> 10,000 <br> 6250 | V rms <br> V peak <br> $\checkmark$ peak <br> V peak <br> $\checkmark$ peak <br> $\checkmark$ peak <br> V peak <br> V peak |
| SAFETY LIMITING VALUES <br> Case Temperature Total Power Dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Insulation Resistance at $\mathrm{T}_{\mathrm{s}}$ | Maximum value allowed in the event of a failure $V_{10}=500 \mathrm{~V}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{s}} \\ & \mathrm{P}_{\mathrm{s}} \\ & \mathrm{R}_{\mathrm{s}} \end{aligned}$ | $\begin{aligned} & 150 \\ & 2.87 \\ & >10^{9} \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & \mathrm{~W} \\ & \Omega \end{aligned}$ |



Figure 9. Thermal Derating Curve for 28-Lead Standard Small Outline, Wide Body, with Finer Pitch (SOIC_W_FP), Dependence of Safety Limiting Values with Ambient Temperature per DIN VDE V 0884-11

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. All voltages are relative to their respective ground.

Table 8.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {cc }}$ to GND 1 | -0.5 V to +6.0 V |
| $\mathrm{V}_{10}$ to GND ${ }_{1}$ | -0.5 V to +7.0 V |
| Digital Input Voltage ( $\mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{TxD}, \mathrm{INV}$, INVR, INVD) to GND 1 | -0.3 V to $\mathrm{V} 10+0.3 \mathrm{~V}$ |
| Digital Output Voltage (RxD) to GND ${ }_{1}$ | -0.3 V to $\mathrm{V} 10+0.3 \mathrm{~V}$ |
| Driver Output/Receiver Input Voltage ( $\mathrm{A}, \mathrm{B}, \mathrm{Y}, \mathrm{Z}$ ) to $\mathrm{GND}_{2}$ | -9 V to +14 V |
| $\mathrm{V}_{\text {SEL }}$ to GND ${ }_{2}$ | -0.5 V to +7.0 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| Soldering (10 sec) | $260^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{J A}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

Table 9. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| RN-28-1 | 43.45 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with no bias. See JEDEC JESD-51.

Table 10. Maximum Continuous Working Voltage ${ }^{1,2}$

| Parameter | Max | Unit | Reference Standard |
| :---: | :---: | :---: | :---: |
| AC Voltage |  |  |  |
| Bipolar Waveform |  |  |  |
| Basic Insulation | 565 | $V$ peak | 50-year minimum lifetime |
| Reinforced Insulation | 565 | $\checkmark$ peak | 50-year minimum lifetime |
| Unipolar Waveform |  |  |  |
| Basic Insulation | 1131 | $V$ peak | 50-year minimum lifetime |
| Reinforced Insulation | 1131 | $\checkmark$ peak | 50-year minimum lifetime |
| DC Voltage |  |  |  |
| Basic Insulation | 565 | V dc | 50-year minimum lifetime |
| Reinforced Insulation | 565 | V dc | 50-year minimum lifetime |

${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation
barrier. See the Insulation Lifetime section for more details.
${ }^{2}$ Values quoted for Material Group I, Pollution Degree II.

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.
International Electrotechnical Commission (IEC) electromagnetic compatibility: Part 4-2 (IEC) per IEC 61000-4-2.
ESD Ratings for ADM2561E/ADM2563E/ ADM2565E/ADM2567E

Table 11. ADM2561E/ADM2563E/ADM2565E/ADM2567E, 28-Lead SOIC_W_FP

| ESD Model | Withstand Threshold (kV) | Class |
| :--- | :--- | :--- |
| HBM | $\pm 4$ | 3 A |
| CDM | $\pm 1.25$ | C5 |
| IEC $^{1}$ | $\pm 12$ (contact discharge) to GND |  |
|  | $\pm 15$ (air discharge) to GND | Level 4 |
|  | $\pm 8$ (across isolation barrier) to GND ${ }_{1}$ | Level 4 |
|  | Level 4 |  |

${ }^{1}$ Pin A, Pin B, Pin Y, and Pin Z only.
${ }^{2}$ Limited by clearance across isolation barrier.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 10. ADM2561E/ADM2565E Pin Configuration
Table 12. ADM2561E/ADM2565E Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 2, 3, 5, 6, 14 | $\mathrm{GND}_{1}$ | Ground 1, Logic Side. |
| 4 | $V_{\text {cc }}$ | 3.0 V to 3.6 V , or 4.5 V to 5.5 V Logic Side Power Supply. It is recommended that a $10 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ decoupling capacitor be connected between $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{GND}_{1}$ (Pin 1, Pin 2, and Pin 3). |
| 7 | $\mathrm{V}_{10}$ | 1.7 V to 5.5 V Logic Side Flexible I/O Supply. It is recommended that a $0.1 \mu \mathrm{~F}$ decoupling capacitor be connected between $\mathrm{V}_{10}$ and $\mathrm{GND}_{1}$ (Pin 5 and Pin 6). |
| 8 | RxD | Receiver Output Data. When the INV pin is logic low, this output is high when $(A-B) \geq-30 \mathrm{mV}$ and low when $(A-B) \leq-200 \mathrm{mV}$. When the INV pin is high, this output is high when $(A-B) \leq 30 \mathrm{mV}$ and low when $(A-B) \geq 200 \mathrm{mV}$. This output is tristated when the receiver is disabled by driving the $\overline{\mathrm{RE}}$ pin high. |
| 9 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. This pin is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver. |
| 10 | DE | Driver Output Enable. A high level on this pin enables the driver differential outputs, Y and Z . A low level places these outputs in a high impedance state. |
| 11 | TxD | Transmit Data Input. Data to be transmitted by the driver is applied to this input. When the INV pin is logic high, the data applied to this input is inverted. |
| 12 | INV | Inversion Enable. This pin is active high input. Driving this pin high inverts the TxD signal applied and inverts the $A$ and $B$ receiver inputs. |
| 13, 19, 20 | NIC | Not Internally Connected. This pin is not internally connected. |
| 15, 16, 21, 22 | $\mathrm{GND}_{2}$ | Isolated Ground 2 for the Integrated RS-485 Transceiver, Bus Side. |
| 17 | A | Noninverting Driver Output/Receiver Input. |
| 18 | B | Inverting Driver Output/Receiver Input. |
| 23 | Visoin | Isolated Power Supply Input. This pin must be connected externally to $\mathrm{V}_{\text {Isoout }}$ (Pin 25) through one BLM15HD182SN1 ferrite. It is recommended that a reservoir capacitor of $10 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ decoupling capacitor be connected between $\mathrm{V}_{\text {Ison }}(\operatorname{Pin} 23)$ and $\mathrm{GND}_{2}$ (Pin 21). |
| 24,26 | GND ${ }_{\text {Iso }}$ | Isolated Power Supply Ground. These pins must be connected externally to Pin 28. |
| 25 | $V_{\text {Isoout }}$ | Isolated Power Supply Output. This pin must be connected externally to $\mathrm{V}_{\text {Isoin }}$ (Pin 23) through one BLM15HD182SN1 ferrite. It is recommended that a decoupling capacitor of $0.1 \mu \mathrm{~F}$ be connected between $\mathrm{V}_{\text {Isoout }}$ and $\mathrm{GND}_{\text {Iso }}$ (Pin 28). |
| 27 | $\mathrm{V}_{\text {SEL }}$ | Output Voltage Selection. When $\mathrm{V}_{\text {sEL }}=\mathrm{V}_{\text {ISO, }}$, the $\mathrm{V}_{\text {ISO }}$ set point is 5.0 V . When $\mathrm{V}_{\text {sEL }}=G N D_{\text {ISo, }}$, the $\mathrm{V}_{\text {ISO }}$ set point is 3.3 V . |
| 28 | GNDiso | Isolated Power Supply Ground. This pin must be connected externally to $\mathrm{GND}_{2}$ (Pin 22) through one BLM15HD182SN1 ferrite. |



Figure 11. ADM2563E/ADM2567E Pin Configuration

Table 13. ADM2563E/ADM2567E Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 2, 3, 5, 6, 14 | $\mathrm{GND}_{1}$ | Ground 1, Logic Side. |
| 4 | $V_{\text {cc }}$ | 3.0 V to 3.6 V , or 4.5 V to 5.5 V Logic Side Power Supply. It is recommended that a $10 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ decoupling capacitor be connected between $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{GND}_{1}$ (Pin 1, Pin 2, and Pin 3). |
| 7 | V Io | 1.7 V to 5.5 V Logic Side Flexible Input/Output (I/O) Supply. It is recommended that a $0.1 \mu \mathrm{~F}$ decoupling capacitor be connected between $\mathrm{V}_{10}$ and $\mathrm{GND}_{1}$ (Pin 5 and Pin 6). |
| 8 | RxD | Receiver Output Data. When the INVR pin is logic low, this output is high when $(A-B) \geq-30 \mathrm{mV}$ and low when $(A-B) \leq-200 \mathrm{mV}$. When the INVR pin is high, this output is high when $(A-B) \leq 30 \mathrm{mV}$ and low when $(A-B) \geq 200 \mathrm{mV}$. This output is tristated when the receiver is disabled by driving the $\overline{\mathrm{RE}}$ pin high. |
| 9 | $\overline{\mathrm{RE}}$ | Receiver Enable Input. This pin is an active low input. Driving this input low enables the receiver, and driving it high disables the receiver. |
| 10 | DE | Driver Output Enable. A high level on this pin enables the driver differential outputs, Y and Z . A low level places these outputs in a high impedance state. |
| 11 | TxD | Transmit Data Input. Data to be transmitted by the driver is applied to this input. When the INVD pin is logic high, the data applied to this input is inverted. |
| 12 | INVD | Driver Inversion Enable. This pin is active high input. Driving this pin high inverts the TxD signal applied. |
| 13 | INVR | Receiver Inversion Enable. This pin is active high input. Driving this pin high inverts the $A$ and $B$ receiver inputs. |
| 15, 16, 21, 22 | $\mathrm{GND}_{2}$ | Isolated Ground 2 for the Integrated RS-485 Transceiver, Bus Side. |
| 17 | Y | Driver Noninverting Output. |
| 18 | Z | Driver Inverting Output. |
| 19 | B | Receiver Inverting Input. |
| 20 | A | Receiver Noninverting Input. |
| 23 | VISOIN | Isolated Power Supply Input. This pin must be connected externally to $\mathrm{V}_{\text {ISoout }}$ (Pin 25) through one BLM15HD182SN1 ferrite. It is recommended that a reservoir capacitor of $10 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ decoupling capacitor be connected between $\mathrm{V}_{\text {Isoin }}$ (Pin 23) and $\mathrm{GND}_{2}$ (Pin 21). |
| 24, 26 | GND ${ }_{\text {Iso }}$ | Isolated Power Supply Ground. These pins must be connected externally to Pin 28. |
| 25 | $V_{\text {Isoout }}$ | Isolated Power Supply Output. This pin must be connected externally to $\mathrm{V}_{\text {ISoIn }}$ (Pin 23) through one BLM15HD182SN1 ferrite. It is recommended that a decoupling capacitor of $0.1 \mu \mathrm{~F}$ be connected between $\mathrm{V}_{\text {ISoout }}$ and GNDiso (Pin 28). |
| 27 | $V_{\text {sEL }}$ | Output Voltage Selection. When $\mathrm{V}_{\text {SEL }}=\mathrm{V}_{\text {ISO, }}$ the $\mathrm{V}_{\text {ISO }}$ set point is 5.0 V . When $\mathrm{V}_{\text {SEL }}=\mathrm{GND}_{\text {ISO, }}$, the $\mathrm{V}_{\text {ISO }}$ set point is 3.3 V . |
| 28 | GND ${ }_{\text {Iso }}$ | Isolated Power Supply Ground. This pin must be connected externally to $\mathrm{GND}_{2}$ (Pin 22) through one BLM15HD182SN1 ferrite. |

## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. Vcc Supply Current vs. Temperature at 500 kbps, No Load, 500 kbps Models (ADM2561E and ADM2563E)


Figure 13. Vcc Supply Current vs. Temperature at $500 \mathrm{kbps}, 120 \Omega$ Load, 500 kbps Models (ADM2561E and ADM2563E)


Figure 14. Vcc Supply Current vs. Temperature at $500 \mathrm{kbps}, 54 \Omega$ Load, 500 kbps Models (ADM2561E and ADM2563E)


Figure 15. V $V_{c C}$ Supply Current vs. Frequency, $T_{A}=25^{\circ} \mathrm{C}$, No Load, 500 kbps Models (ADM2561E and ADM2563E)


Figure 16. Vcc Supply Current vs. Frequency, $T_{A}=25^{\circ} \mathrm{C}, 120 \Omega$ Load, 500 kbps Models (ADM2561E and ADM2563E)


Figure 17. $V_{C C}$ Supply Current vs. Frequency, $T_{A}=25^{\circ} \mathrm{C}, 54 \Omega$ Load, 500 kbps Models (ADM2561E and ADM2563E)


Figure 18. Vcc Supply Current vs. Temperature at 25 Mbps, No Load, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 19. Vcc Supply Current vs. Temperature at 25 Mbps, $120 \Omega$ Load, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 20. Vcc Supply Current vs. Temperature at $25 \mathrm{Mbps}, 54 \Omega$ Load, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 21. Vcc Supply Current vs. Frequency, $T_{A}=25^{\circ} \mathrm{C}$, No Load, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 22. VCc Supply Current vs. Frequency, $T_{A}=25^{\circ} \mathrm{C}, 120 \Omega$ Load, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 23. Vcc Supply Current vs. Frequency, $T_{A}=25^{\circ} \mathrm{C}, 54 \Omega$ Load, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 24. V $V_{10}$ Supply Current vs. Data Rate


Figure 25. Driver Output Current vs. Driver Differential Output Voltage


Figure 26. Driver Differential Output Voltage vs. Temperature


Figure 27. Driver Output Current vs. Driver Output High Voltage


Figure 28. Driver Output Current vs. Driver Output Low Voltage


Figure 29. Driver Differential Propagation Delay vs. Temperature, 500 kbps Models (ADM2561E and ADM2563E)


Figure 30. Driver Differential Propagation Delay vs. Temperature, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 31. Transmitter Switching at 500 kbps, 500 kbps Models (ADM2561E and ADM2563E)


Figure 32. Transmitter Switching at 25 Mbps, 25 Mbps Models (ADM2565E and ADM2567E)


Figure 33. Receiver Output High Voltage vs. Receiver Output Current


Figure 34. Receiver Output Low Voltage vs. Receiver Output Current


Figure 35. Receiver Output Low Voltage vs. Temperature


Figure 36. Receiver Output High Voltage vs. Temperature


Figure 37. Receiver Propagation Delay vs. Temperature


Figure 38. Receiver Switching at 25 Mbps


Figure 39. Receiver Switching at 500 kbps

## TEST CIRCUITS



Figure 40. Driver Voltage Measurement


Figure 41. Driver Voltage Measurement over Common-Mode Range


Figure 42. Driver Propagation Delay Measurement


Figure 43. Driver Enable or Disable Time Measurement


Figure 44. Receiver Propagation Delay Time Measurement


Figure 45. Receiver Enable or Disable Time Measurement


Figure 46. CMTI Test Diagram, Full Duplex


Figure 47. CMTI Test Diagram, Half Duplex

## THEORY OF OPERATION

## LOW EMI INTEGRATED DC-TO-DC CONVERTER

The ADM2561E/ADM2563E/ADM2565E/ADM2567E include a flexible integrated dc-to-dc converter optimized for low radiated emissions (EMI). The isolated dc-to-dc converter is constructed of a set of chip scale coplanar coils separated by an insulating material. By exciting the upper coil with an ac signal, power is magnetically coupled across the isolation barrier where it is rectified and regulated. Because no direct electrical connection exists between the top and bottom coil, the primary and secondary side of the device remain galvanically isolated.
This isolated dc-to-dc converter features a regulated output of either 3.3 V or 5 V , selectable via the $\mathrm{V}_{\text {sEL }}$ logic pin, which allows the user to optimize the supply rail of the RS-485 transceiver. For lower power applications, a 3.3 V supply can be chosen. For applications requiring a large differential output voltage, such as PROFIBUS ${ }^{\circledR}$, the isolated dc-to-dc converter can be operated with a 5 V output. Table 14 shows the supported supply configurations for the isolated dc-to-dc converter.

Table 14. Isolated DC-to-DC Converter Supply Configuration

| $\mathbf{V}_{\text {sEL }}$ Pin | $\mathbf{V}_{\text {Iso }}$ Output <br> Supply Voltage | Supported $\mathbf{V}_{\text {cc }}$ <br> Supply Range |
| :--- | :--- | :--- |
| Connected to GND |  |  |
| ISO | 3.3 V | 3 V to 5.5 V |
| Connected to $\mathrm{V}_{\text {ISoout }}$ | 5 V | 4.5 V to 5.5 V |

The integrated dc-to-dc converter is optimized to minimize radiated EMI, and allows designers to meet the CISPR32 and EN 55032 Class B requirements on a 2-layer PCB with the addition of two low cost, surface-mount device (SMD) ferrites. Follow layout recommendations during PCB design to minimize these emissions. See the PCB Layout and Electromagnetic Interference (EMI) section for more details.


Figure 48. Low Radiated Emissions DC-to-DC Converter Meets EN55022 Class B with Margin on a 2-Layer PCB

## ROBUST LOW POWER DIGITAL ISOLATOR

The ADM2561E/ADM2563E/ADM2565E/ADM2567E feature a low power digital isolator to galvanically isolate the primary and secondary side of the device. The use of coplanar transformer coils with an on and off keying modulation scheme allows high data throughput across the isolation barrier while minimizing radiation emissions. This architecture provides a robust digital isolator with immunity to common-mode transients of greater than $250 \mathrm{kV} / \mu \mathrm{s}$ across the full temperature and supply range of the device.


Figure 49. Switching Correctly in the Presence of $>250 \mathrm{kV} / \mu \mathrm{s}$ Common-Mode Transients

## HIGH DRIVER DIFFERENTIAL OUTPUT VOLTAGE

The ADM2561E/ADM2563E/ADM2565E/ADM2567E feature a proprietary transmitter architecture with a low driver output impedance, resulting in an increased driver differential output voltage. This architecture is particularly useful when operating the device over long cable runs, where the dc resistance of the transmission line dominates signal attenuation. In these applications, the increased differential voltage improves noise margin and allows transmission over longer cable lengths. In addition, when operated as a 5 V transceiver $\left(\mathrm{V}_{\text {SEL }}=\mathrm{V}_{\text {ISO }}\right)$, the ADM2561E/ADM2563E/ADM2565E/ADM2567E meet or exceed the PROFIBUS requirement of a minimum 2.1 V differential output voltage.

## IEC61000-4-2 ESD PROTECTION

ESD is the sudden transfer of electrostatic charge between bodies at different potentials caused by near contact or induced by an electric field. ESD has the characteristics of high current in a short time period. The primary purpose of the IEC 61000-4-2 test is to determine the immunity of systems to external ESD events outside the system during operation. IEC 61000-4-2 describes testing using two coupling methods: contact discharge and air discharge. Contact discharge implies a direct contact between the discharge gun and the equipment under test (EUT). During air discharge testing, the charged electrode of the discharge gun is moved toward the EUT until a discharge occurs as an arc across the air gap. The discharge gun does not
make direct contact with the EUT. A number of factors affect the results and repeatability of the air discharge test, including humidity, temperature, barometric pressure, distance, and rate of approach to the EUT. Air discharge testing is a more accurate representation of an actual ESD event than contact discharge but is not as repeatable. Therefore, contact discharge is the preferred test method. During testing, the data port is subjected to at least 10 positive and 10 negative single discharges. Selection of the test voltage is dependent on the system end environment. Figure 50 shows the 8 kV contact discharge current waveform as described in the IEC 61000-4-2 specification. Some of the key waveform parameters are rise times of less than 1 ns and pulse widths of approximately 60 ns .


Figure 50. IEC61000-4-2 ESD Waveform (8 kV)
Figure 51 shows the 8 kV contact discharge current waveform from the IEC 61000-4-2 standard compared to the HBM ESD 8 kV waveform. Figure 51 shows that the two standards specify a different waveform shape and peak current ( $\mathrm{I}_{\text {реак }}$ ). The peak current associated with an IEC 61000-4-2 8 kV pulse is 30 A , whereas the corresponding peak current for HBM ESD is more than five times less, at 5.33 A . The other difference is the rise time of the initial voltage spike, with the IEC 61000-4-2 ESD waveform having a much faster rise time of 1 ns , compared to the 10 ns associated with the HBM ESD waveform. The amount of power associated with an IEC ESD waveform is much greater than that of an HBM ESD waveform. The HBM ESD standard requires the EUT to be subjected to three positive and three negative discharges, whereas in comparison, the IEC ESD standard requires 10 positive and 10 negative discharge tests.
The ADM2561E/ADM2563E/ADM2565E/ADM2567E are rated to $\pm 12 \mathrm{kV}$ contact and $\pm 15 \mathrm{kV}$ air ESD protection to the IEC61000-4-2 standard between the RS-485 bus pins (A, B, Y and Z ) and $\mathrm{GND}_{2}$. The isolation barrier provides $\pm 8 \mathrm{kV}$ contact protection between the bus pins and $\mathrm{GND}_{1}$. These devices with IEC 61000-4-2 ESD ratings are better suited for operation in harsh environments when compared to other RS-485 transceivers that state varying levels of HBM ESD protection.


Figure 51. IEC61000-4-2 ESD 8 kV Waveform Compared to HBM ESD 8 kV Waveform

## TRUTH TABLES

Table 16 and Table 17 use the abbreviations shown in Table 15. $\mathrm{V}_{\mathrm{I}}$ supplies the $\mathrm{DE}, \mathrm{TxD}, \overline{\mathrm{RE}}, \mathrm{RxD}, \mathrm{INVR}$, and INVD pins only.

Table 15. Truth Table Abbreviations

| Letter | Description |
| :--- | :--- |
| H | High level |
| I | Indeterminate |
| L | Low level |
| X | Any state |
| Z | High impedance (off) |

Table 16. Transmitting Truth Table

| Supply Status |  | Inputs |  |  | Outputs |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Vcc | Vוo | DE | TxD | INVD | Y | Z |
| On | On | H | H | L | H | L |
| On | On | H | H | H | L | H |
| On | On | H | L | L | L | H |
| On | On | H | L | H | H | L |
| On | On | L | X | X | Z | Z |
| On | Off | X | X | X | Z | Z |
| Off | X | X | X | X | Z | Z |

Table 17. Receiving Truth Table

| Supply Status |  | Inputs |  |  | Output |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | $V_{10}$ | A-B | INVR | $\overline{\text { RE }}$ | RxD |
| On | On | $\geq-0.03 \mathrm{~V}$ | L | L | H |
| On | On | $\leq 0.03 \mathrm{~V}$ | H | L | H |
| On | On | $\leq-0.2 \mathrm{~V}$ | L | L | L |
| On | On | $\geq 0.2 \mathrm{~V}$ | H | L | L |
| On | On | $-0.2 \mathrm{~V}<\mathrm{A}-\mathrm{B}<-0.03 \mathrm{~V}$ | L | L | I |
| On | On | $0.03 \mathrm{~V}<\mathrm{A}-\mathrm{B}<0.2 \mathrm{~V}$ | H | L | 1 |
| On | On | Inputs open/shorted | X | L | H |
| X | On | X | X | H | Z |
| X | Off | X | X | X | I |
| Off | On | X | X | L | I |

## RECEIVER FAIL-SAFE

The ADM2561E/ADM2563E/ADM2565E/ADM2567E guarantee a logic high receiver output when the receiver inputs are shorted, open, or connected to a terminated transmission line with all drivers disabled. When the receiver inversion feature is disabled (INV/INVR $=0 \mathrm{~V}$ ), a fail-safe logic high output is achieved by setting the receiver input threshold between -30 mV and -200 mV . If the differential receiver input voltage $(A-B)$ is greater than or equal to -30 mV , the RxD pin is logic high. If the $\mathrm{A}-\mathrm{B}$ input is less than or equal to $-200 \mathrm{mV}, \mathrm{RxD}$ is logic low. Fail-safe is preserved when the receiver inversion feature is enabled ( $\mathrm{INVR}=\mathrm{V}_{\text {IO }}$ ) by setting the inverted receiver input threshold between 30 mV and 200 mV . In the case of a shorted or terminated bus with all transmitters disabled, the receiver differential input voltage is pulled to 0 V by the termination resistor, resulting in a logic high with a 30 mV minimum noise margin. This feature eliminates the need for external biasing components usually required to implement fail-safe.
These features are fully compatible with external fail-safe biasing configurations, which can be used in applications with legacy devices that lack fail-safe support, or in applications where additional noise margin is desired. See the AN-960 Application Note, RS-485/RS-422 Circuit Implementation Guide, for details on external fail-safe biasing.

## DRIVER AND RECEIVER CABLE INVERSION

The ADM2561E/ADM2563E/ADM2565E/ADM2567E feature cable inversion functionality to correct errors during installation. This adjustment can be implemented in software on the controller driving the RS485 transceiver and helps avoid additional installation costs to fix wiring errors. The ADM2563E/ ADM2567E feature separate digital logic pins, INVD and INVR, to correct cases where the driver, receiver, or both are wired in reverse. Use the INVD pin to correct driver functionality when Y and Z are wired with the incorrect polarity. Use the INVR
pin to correct receiver functionality when $A$ and $B$ are wired with the incorrect polarity. The ADM2561E/ADM2565E are half-duplex devices that have a single inversion pin, INV, to correct both transmitter and receiver polarity. When the receiver is inverted, the device maintains a Logic 1 receiver output with a 30 mV noise margin when inputs are shorted together or open circuit. Figure 52 shows the receiver output in both inverted and noninverted cases.


Figure 52. RS-485 and Phase Inverted RS-485 Comparison

## HOT SWAP INPUTS

When a circuit board is inserted in a powered (or hot) backplane, parasitic coupling from supply and ground rails to digital inputs may occur. The ADM2561E/ADM2563E/ ADM2565E/ADM2567E contain circuitry to ensure that the Y and Z outputs remain in a high impedance state during power-up, and then default to the correct states. For example, when $V_{\text {IO }}$ and $V_{\text {CC }}$ power up at the same time and the $\overline{\mathrm{RE}}$ pin is pulled low, with the DE and TxD pins pulled high, the Y and Z outputs remain in high impedance until settling at an expected default high state for the Y pin and expected default low state for the Z pin.

Table 18. Product Description Table

| Device | Isolation <br> Withstand | Duplex | Maximum <br> Data Rate | Cable Inversion Feature | Package(s) Available |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADM2561E | 3 kV | Half | $500 \mathrm{kbps}^{1}$ | Inversion pin (INV) | 28-lead SOIC_W with finer pitch |
| ADM2563E | 3 kV | Full | $500 \mathrm{kbps}^{1}$ | Separate driver (INVD) and receiver (INVR) inversion | 28-lead SOIC_W with finer pitch |
| ADM2565E | 3 kV | Half | $25 \mathrm{Mbps}^{\text {2bic_W }}$ | Inversion pin (INV) <br> ADM2567E | 3 kV |

[^1]
## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## 192 TRANSCEIVERS ON THE BUS

The standard RS-485 receiver input impedance is $12 \mathrm{k} \Omega$ (1 unit load), and the standard driver can drive up to 32 unit loads. The ADM2561E/ADM2563E/ADM2565E/ADM2567E transceiver has a $1 / 6$ unit load receiver input resistance (equivalent to $72 \mathrm{k} \Omega$ ), allowing up to 192 transceivers to be connected in parallel on one communication line. Any combination of these devices and other RS-485 transceivers with a total of 32 unit loads or fewer can be connected to the line.

## DRIVER OUTPUT PROTECTION

The ADM2561E/ADM2563E/ADM2565E/ADM2567E feature two methods to prevent excessive output current and power dissipation caused by faults or by bus contention. Current-limit protection on the output stage provides immediate protection against short circuits over the entire common-mode voltage range. In addition, a thermal shutdown circuit forces the driver outputs to a high impedance state if the die temperature rises excessively. This circuitry is designed to disable the driver outputs when a die temperature greater than $150^{\circ} \mathrm{C}$ is reached. As the device cools, the drivers are reenabled at a temperature of $140^{\circ} \mathrm{C}$.

### 1.7 V TO 5.5 V V ${ }_{\text {IO }}$ LOGIC SUPPLY

The ADM2561E/ADM2563E/ADM2565E/ADM2567E feature a $\mathrm{V}_{\mathrm{IO}}$ logic supply pin to allow a flexible digital interface operational to voltages as low as 1.7 V . The $\mathrm{V}_{\text {Io }}$ pin powers the primary side of the signal isolation, the logic inputs, and the RxD output. These input and output pins interface with logic devices such as universal asynchronous receiver/transmitters (UARTs), application specific integrated circuits (ASICs), and microcontrollers. For applications where these devices use I/Os operating at voltages other than the ADM2561E/ADM2563E/ ADM2565E/ADM2567E VCC supply voltage, the Vio supply can be powered from the same supply rail as the logic device. The $\mathrm{V}_{\text {IO }}$ supply accepts a supply voltage between 1.7 V and 5.5 V , allowing communication with $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V devices.

## APPLICATIONS INFORMATION

## PCB LAYOUT AND ELECTROMAGNETIC INTERFERENCE (EMI)

The ADM2561E/ADM2563E/ADM2565E/ADM2567E meet EN 55032 Class B/CISPR32 radiated emissions requirements. Two external surface-mount technology (SMT) ferrite beads are used to pass the Class B limits with margin. No additional mitigation techniques, such as stitching capacitance, are needed, allowing system designers to create a compliant design on a 2-layer PCB, without the need for complex and area intensive layouts.

The ADM2561E/ADM2563E/ADM2565E/ADM2567E feature an internal split paddle lead frame on the bus side. For optimal noise suppression, filter the $\mathrm{V}_{\text {Isoout }}$ signal (Pin 25) and GND ${ }_{\text {ISO }}$ signal (Pin 24, Pin 26, and Pin 28) for high frequency currents before routing power to the RS- 485 transceiver and other circuitry. Two SMT ferrite beads, L1 and L2, are recommended to achieve this filtering. The size of the $\mathrm{V}_{\text {Isoout }}$ and $\mathrm{GND}_{\text {ISo }}$ net must also be kept to a minimum. See Figure 53 for the recommended PCB layout.


Figure 53. Recommended PCB Layout
The isoPower ${ }^{\circledR}$ integrated dc-to-dc converter contains switching frequencies between 180 MHz and 400 MHz . To effectively filter these frequencies, the impedance of the ferrite bead is chosen to be about $2 \mathrm{k} \Omega$ between the 100 MHz and 1 GHz frequency range. Some recommended SMT ferrites are shown in Table 19. Although these ferrite beads are required to achieve compliance to EN 55032 Class B, they are not needed for system functionality. The ADM2561E/ADM2563E/ADM2565E/ ADM2567E have been fully characterized with the recommended BLM15HD182SN1 ferrite beads.

Table 19. Examples of Surface-Mount Ferrite Beads

| Manufacturer | Device No. |
| :--- | :--- |
| Murata Electronics | BLM15HD182SN1 |
| Taiyo Yuden | BKH1005LM182-T |

The ADM2561E/ADM2563E/ADM2565E/ADM2567E can dissipate over 500 mW of power when fully loaded. Because it is not possible to apply a heat sink to an isolation device, the devices primarily depend on heat dissipation to the PCB through the $\mathrm{GND}_{\mathrm{x}}$ pins. If the devices are used at high ambient temperatures, provide a thermal path from the $\mathrm{GND}_{\mathrm{x}}$ pins to the PCB ground plane. The use of a solid $\mathrm{GND}_{1}$ and $\mathrm{GND}_{2}$ plane is recommended. Implementing a low thermal impedance between the top ground layers and internal ground layers reduce the temperature inside the chip significantly.

## DEVICE POWER-UP

The integrated isoPower isolated dc-to-dc converter requires 10 ms to power up to the setpoint of 3.3 V or 5 V . During this start-up time, it is not recommended to assert the DE driver enable signal.

In applications where the isolated dc-to-dc converter is operated with a 3.3 V output voltage ( $\mathrm{V}_{\text {sel }}$ pin connected to $\mathrm{GND}_{\text {ISO }}$ ), the $\mathrm{V}_{\mathrm{CC}}$ supply rail must be greater than 3.135 V during the power-up sequence. After the 10 ms power-up duration, the $\mathrm{V}_{\mathrm{CC}}$ supply rail can operate across the full 3 V to 5.5 V range.

## MAXIMUM DATA RATE vs. AMBIENT TEMPERATURE

Under a large current load or when operating at high frequency operation, self heating effects within the isoPower dc-to-dc converter can limit the maximum ambient temperature achievable while retaining a silicon junction temperature below $150^{\circ} \mathrm{C}$. This internal power dissipation is related to application conditions such as supply voltage configuration, switching frequency, effective load on the RS- 485 bus, and the amount of time the transceiver is in transmit mode. Thermal performance also depends on the PCB design and thermal characteristics of a system.
In applications with a fully loaded RS-485 bus (equivalent to $54 \Omega$ bus resistance) operating with $\mathrm{V}_{\text {ISO }}=5 \mathrm{~V}$, it is recommended to keep the $\mathrm{V}_{\mathrm{CC}}$ input supply greater than 4.75 V . If this is not possible for the ADM2565E/ADM2567E, limit either the maximum ambient temperature to $85^{\circ} \mathrm{C}$ or the maximum operating data rate to 6 Mbps . If this is not possible for the ADM2561E/ADM2563E, limit the maximum ambient temperature to $85^{\circ} \mathrm{C}$.

## ISOLATED PROFIBUS SOLUTION

The ADM2565E features a driver that is well suited for meeting the requirements of an isolated PROFIBUS node. When operating the ADM2565E as a PROFIBUS transceiver, connect the V Sel pin to the $\mathrm{V}_{\text {Isoout }}$ pin to operate the transceiver with a 5 V isolated supply voltage. The ADM2565E features the following characteristics that make it ideally suited for use in PROFIBUS applications:

- 5 V isolated transceiver power supply. The 5 V Viso output supply provides the required current for the RS-485 transceiver at up to 12 Mbps and the additional 5 mA required for the PROFIBUS termination network.
- The output driver meets or exceeds the PROFIBUS differential output requirements. To ensure the transmitter differential output does not exceed 7 V p-p over all conditions, place $10 \Omega$ resistors in series with the $A$ and $B$ transmitter outputs.
- High speed timing to operate at 12 Mbps with low propagation delay and less than $10 \%$ transmitter and receiver skew.
- Low bus pin capacitance of 28 pF .
- Class I (no loss of data) immunity to IEC 61000-4-4 EFT to $\pm 1 \mathrm{kV}$ can be achieved using a PROFIBUS shielded cable. At data rates of $\leq 500 \mathrm{kbps}$, IEC 61000-4-4 Class I to $\pm 3 \mathrm{kV}$ can be achieved with the addition of a 470 pF capacitor to $\mathrm{GND}_{1}$ on the RxD output pin.


## EMC, EFT, AND SURGE

In applications where additional levels of protection against IEC61000-4-4 EFT or IEC61000-4-5 surge events are required, external protection circuits can be added to further enhance the EMC robustness of these devices. See Figure 54 for a recommended protection circuit, which uses a series of SM712 transient voltage suppressor (TVS) and $10 \Omega$ pulse proof resistors to achieve in excess of Level 4 IEC61000-4-2 ESD and IEC61000-4-4 EFT protection, and Level 2 IEC61000-4-5 surge protection. Table 20 and Table 21 describe the recommended components for protection and the protection levels.


Figure 54. Isolated RS-485 Solution with ESD, EFT, and Surge Protection

Table 20. Recommended Components for ESD, EFT, and Surge Protection

| Recommended Components | Part Number |
| :--- | :--- |
| TVS | CDSOT23-SM712 |
| $10 \Omega$ Pulse Proof Resistors | CRCW060310R0FKEAHP |

Table 21. Protection Levels with Recommended Circuit

| EMC Standard | Protection Level (kV) |
| :--- | :--- |
| ESD-Contact (IEC61000-4-2) | $\geq \pm 30$ (exceeds Level 4) |
| ESD—Air (IEC61000-4-2) | $\geq \pm 30$ (exceeds Level 4) |
| EFT (IEC61000-4-4) | $\geq \pm 4$ (exceeds Level 4) |
| Surge (IEC61000-4-5) | $\geq \pm 1$ (Level 2) |

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period of time. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation, as well as on the materials and material interfaces.
The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and is the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

## Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components, allowing the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and can therefore provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. See Table 6 for the material group and creepage information for the ADM2561E/ADM2563E/ ADM2565E/ADM2567E isolated RS-485 transceiver.

## Insulation Wear Out

The lifetime of insulation caused by wear out is determined by the thickness, material properties, and the voltage stress applied across the insulation. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

## ADM2561E/ADM2563E/ADM2565E/ADM2567E

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation, causing incremental damage. The stress on the insulation can be divided into broad categories, such as dc stress and ac component time varying voltage stress. DC stress causes little wear out because there is no displacement current, whereas ac component time varying voltage stress causes wear out.

The ratings in certification documents are typically based on 60 Hz sinusoidal stress to reflect isolation from the line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier, as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$
\begin{equation*}
V_{R M S}=\sqrt{V_{A C R M S}{ }^{2}-V_{D C}{ }^{2}} \tag{1}
\end{equation*}
$$

or

$$
\begin{equation*}
V_{A C R M S}=\sqrt{V_{R M S}^{2}-V_{D C}{ }^{2}} \tag{2}
\end{equation*}
$$

where:
$V_{R M S}$ is the total rms working voltage.
$V_{A C R M S}$ is the time varying portion of the working voltage.
$V_{D C}$ is the dc offset of the working voltage.

## Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 55 and the following equations.


Figure 55. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$
\begin{aligned}
V_{R M S} & =\sqrt{V_{A C R M S}^{2}-V_{D C}^{2}} \\
V_{R M S} & =\sqrt{240^{2}-400^{2}} \\
V_{R M S} & =466 \mathrm{~V}
\end{aligned}
$$

This $V_{\text {rms }}$ value is the working voltage used together with the material group and pollution degree when determining the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$
\begin{aligned}
& V_{A C R M S}=\sqrt{V_{R M S}{ }^{2}-V_{D C}{ }^{2}} \\
& V_{A C R M S}=\sqrt{466^{2}-400^{2}} \\
& V_{A C R M S}=240 \mathrm{~V} \mathrm{rms}
\end{aligned}
$$

In this case, the ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 10 for the expected lifetime, which is less than a 60 Hz sine wave, and it is well within the limit for a 50 -year service life.

The dc working voltage limit is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

## TYPICAL APPLICATIONS

An example circuit using the ADM2567E as a full duplex RS-485 node is shown in Figure 56. Placement of the termination resistor, $\mathrm{R}_{\mathrm{T}}$, is dependent on the location of the node and the network topology. Refer to the AN-960 Application Note, RS-485/RS-422 Circuit Implementation Guide, for guidance on termination. Up to 192 transceivers can be connected to the bus. To minimize reflections, terminate the line at the receiving end in its characteristic impedance and keep stub lengths off the main line as short as possible. For half-duplex operation, this means that both ends of the line must be terminated because either end can be the receiving end.


Figure 56. Example Circuit Diagram Using the ADM2567E

## ADM2561E/ADM2563E/ADM2565E/ADM2567E

## OUTLINE DIMENSIONS



Figure 57. 28-Lead Standard Small Outline, Wide Body, with Finer Pitch [SOIC_W_FP]
(RN-28-1)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | Isolation (kV) | Data Rate (Mbps) | Duplex | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADM2561EBRNZ | 3 | 0.5 | Half | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2561EBRNZ-RL7 | 3 | 0.5 | Half | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2563EBRNZ | 3 | 0.5 | Full | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2563EBRNZ-RL7 | 3 | 0.5 | Full | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2565EBRNZ | 3 | 25 | Half | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2565EBRNZ-RL7 | 3 | 25 | Half | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2567EBRNZ | 3 | 25 | Full | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| ADM2567EBRNZ-RL7 | 3 | 25 | Full | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 28-Lead SOIC_W_FP | RN-28-1 |
| EVAL-ADM2561EEBZ |  |  |  |  | Half Duplex Evaluation Board |  |
| EVAL-ADM2563EEBZ |  |  |  |  | Full Duplex Evaluation Board |  |
| EVAL-ADM2565EEBZ |  |  |  |  | Half Duplex Evaluation Board |  |
| EVAL-ADM2567EEBZ |  |  |  |  | Full Duplex Evaluation Board |  |

${ }^{1} Z=$ RoHS Compliant Part.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Isolators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
SI8380P-IUR CA-IS3760LW IL514E IL515E IL611-1E IL612A-3E IL711-1E IL711-2E IL721VE IL814TE ADN4652BRSZ-RL7
ADUM1441ARSZ ADUM1447ARSZ ADUM1447ARSZ-RL7 ADUM230D0BRIZ-RL ADUM230E1BRIZ-RL ISO7820DW
ADUM1440ARSZ ADUM1445ARSZ ADUM1246ARSZ-RL7 ADUM231E0BRWZ-RL ADUM4150ARIZ-RL ADUM4150BRIZ-RL ADUM5211ARSZ-RL7 IL3522E IL510-1E IL610-1E IL611-2E IL613-3E IL716-1E ISO7342CDWR ISO7810FDW ISO7820FDW IL6113E ADN4655BRWZ ADUM2211SRIZ-RL ADUM3471CRSZ-RL7 ADUM3473ARSZ ADUM6210ARSZ ADUM1446ARSZ-RL7 ADN4650BRWZ-RL7 ADUM7641ARQZ ADUM7643CRQZ ADUM7643CRQZ-RL7 ADM2582EBRWZ-REEL7 ADM2587EBRWZREEL7 ADM3251EARWZ-REEL ADM3252EABCZ ADN4651BRWZ ADN4652BRSZ


[^0]:    ${ }^{1}$ These parameters include the voltage drop across the dc resistance of the BLM15HD182SN1 ferrite beads.
    ${ }^{2}$ The ADM2563E and ADM2567E only.
    ${ }^{3}$ CMTI is the maximum common-mode voltage slew rate that can be sustained while maintaining specification compliant operation. $V_{C M}$ is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^1]:    ${ }^{1}$ Driver outputs are slew rate limited to minimize common-mode emissions over long cable runs.

