## FEATURES

TIA/EIA RS-485/RS-422 compliant
$\pm 15$ kV ESD protection on RS-485 input/output pins

## 12 Mbps data rate

Half-duplex transceiver
Up to 32 nodes on the bus
Receiver open-circuit, fail-safe design
Low power shutdown current
Outputs high-Z when disabled or powered off
Common-mode input range: -7 V to +12 V
Thermal shutdown and short-circuit protection
Industry-standard 75176 pinout
8-lead narrow SOIC package

## APPLICATIONS

## Power/energy metering

Telecommunications
EMI-sensitive systems
Industrial control
Local area networks

## GENERAL DESCRIPTION

The ADM3485E is a 3.3 V , low power data transceiver with $\pm 15 \mathrm{kV}$ ESD protection, suitable for half-duplex communication on multipoint bus transmission lines. The ADM3485E is designed for balanced data transmission and complies with TIA/EIA standards RS-485 and RS-422. The ADM3485E is a half-duplex transceiver that shares differential lines and has separate enable inputs for the driver and the receiver.

The devices have a $12 \mathrm{k} \Omega$ receiver input impedance, which allows up to 32 transceivers on a bus. Because only one driver

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
should be enabled at any time, the output of a disabled or powered-down driver is tristated to avoid overloading the bus.
The receiver has a fail-safe feature that ensures a logic high output when the inputs are floating. Excessive power dissipation caused by bus contention or by output shorting is prevented with a thermal shutdown circuit.

The part is fully specified over the industrial temperature range and is available in an 8-lead narrow SOIC package.

Rev. D

## ADM3485E

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram ..... 1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Timing Specifications ..... 4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
ESD Caution .....  5
Pin Configuration and Pin Function Descriptions ..... 6
REVISION HISTORY
8/10—Rev. C to Rev. D
Changes to Table 1, Driver, Logic Inputs ..... 3
12/06—Rev. B to Rev. C
Updated Format

$\qquad$
Universal
Removed PDIP Model ..... Universal
Changes to Features, Applications, and General Description .....  1
Changes to Specifications ..... 3
Changes to Timing Specifications ..... 4
Changes to Absolute Maximum Ratings ..... 5
Reorganized Test Circuits and Switching Characteristics Section ..... 7
Replaced Figure 3 to Figure 11 ..... 7
Deleted Figure 12 to Figure 14 ..... 8
Changes to Figure 15 to Figure 20 ..... 9
Changes to Figure 21 and Figure 22 ..... 10
Changes to Table 9 ..... 11
Deleted Figure 24. ..... 11
Removed Fast Transient Burst Immunity
(IEC1000-4-4) Section ..... 12
Updated Outline Dimensions ..... 13
Changes to Ordering Guide ..... 13
10/04-Rev. A to Rev. B
Updated Format Universal
Changes to Power-Supply Current, Table 1 ..... 3
Updated Outline Dimensions ..... 14
Changes to Ordering Guide ..... 14
5/00—Rev. 0 to Rev. A
Test Circuits and Switching Characteristics. .....  7
Typical Performance Characteristics .....  9
Standards and Testing ..... 11
ESD Testing ..... 11
Applications Information ..... 12
Differential Data Transmission ..... 12
Cable and Data Rate. ..... 12
Receiver Open-Circuit Fail-Safe ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 1.


[^0]
## ADM3485E

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 12 | 15 |  |  |  |
| Differential Output Delay | $\mathrm{t}_{\mathrm{D}}$ | 1 | 22 | 35 | ns | $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{C}_{\mathrm{L}_{1}}=\mathrm{C}_{\mathrm{L} 2}=15 \mathrm{pF}$ (see Figure 6) |
| Differential Output Transition Time | $\mathrm{t}_{\text {T }}$ | 3 | 11 | 25 | ns | $\mathrm{R}_{\mathrm{L}}=60 \Omega, \mathrm{C}_{L 1}=\mathrm{C}_{L 2}=15 \mathrm{pF}$ (see Figure 6) |
| Propagation Delay |  |  |  |  |  |  |
| From Low to High Level | tPLH | 7 | 23 | 35 | ns | $\mathrm{RL}=27 \Omega$ (see Figure 7) |
| From High to Low Level | $\mathrm{t}_{\text {PHL }}$ | 7 | 23 | 35 | ns | $\mathrm{R}_{\mathrm{L}}=27 \Omega$ (see Figure 7) |
| $\mid t_{\text {PLH }}$ - $\mathrm{t}_{\text {PHL }} \mid$ Propagation Delay Skew | tpps |  | -1.4 | $\pm 8$ | ns | $\mathrm{R}_{\mathrm{L}}=27 \Omega$ (see Figure 7) |
| Enable/Disable Timing |  |  |  |  |  |  |
| Enable Time to Low Level | $t_{\text {PzL }}$ |  | 42 | 90 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 9) |
| Enable Time to High Level | tpzH |  | 42 | 90 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 8) |
| Disable Time from Low Level | tplz |  | 35 | 80 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 9) |
| Disable Time from High Level | tphz |  | 35 | 80 | ns | $\mathrm{RL}_{\mathrm{L}}=110 \Omega$ (see Figure 8) |
| Enable Time from Shutdown to Low Level | tpsL |  | 650 | 900 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 9) |
| Enable Time from Shutdown to High Level | tpSH |  | 650 | 900 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 8) |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay |  |  |  |  |  |  |
| From Low to High Level | $\mathrm{t}_{\text {RPL }}$ | 25 | 62 | 90 | ns | $\mathrm{V}_{\text {ID }}=0 \mathrm{~V}$ to 3.0 V, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 10) |
| From High to Low Level | $\mathrm{t}_{\text {RPHL }}$ | 25 | 62 | 90 | ns | $\mathrm{V}_{\text {ID }}=0 \mathrm{~V}$ to 3.0 V, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 10) |
| $\mid t_{\text {RPL }}$ - $\mathrm{t}_{\text {RPHL }} \mid$ Propagation Delay Skew | trpds |  | 6 | $\pm 10$ | ns | $\mathrm{VID}=0 \mathrm{~V}$ to 3.0 V, $\mathrm{CL}=15 \mathrm{pF}$ (see Figure 10) |
| Enable/Disable Timing |  |  |  |  |  |  |
| Enable Time to Low Level | $\mathrm{t}_{\text {RPZL }}$ |  | 25 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 11) |
| Enable Time to High Level | tePZH |  | 25 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 11) |
| Disable Time from Low Level | teplz |  | 25 | 45 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 11) |
| Disable Time from High Level | $\mathrm{t}_{\text {RPHZ }}$ |  | 25 | 45 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 11) |
| Enable Time from Shutdown to Low Level | $\mathrm{t}_{\text {RPSL }}$ |  | 720 | 1400 | ns | $C_{L}=15 \mathrm{pF}$ (see Figure 11) |
| Enable Time from Shutdown to High Level | $\mathrm{t}_{\text {RPSH }}$ |  | 720 | 1400 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 11) |
| Time to Shutdown ${ }^{1}$ | tshon | 80 | 190 | 300 | ns |  |

[^1]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Values |
| :--- | :--- |
| VCc to GND | -0.3 V to +6 V |
| Digital Input/Output Voltage (DE, $\overline{\mathrm{RE}, \mathrm{DI})}$ | -0.3 V to +6 V |
| Receiver Output Voltage (RO) | -0.3 V to (VCc $+0.3 \mathrm{~V})$ |
| Driver Output (A, B)/ |  |
| Receiver Input (A, B) Voltage | -8 V to +13 V |
| Driver Output Current | $\pm 250 \mathrm{~mA}$ |
| Power Dissipation (8-Lead SOIC_N) | 650 mW |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature, Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| $\quad$ Human Body Model (A, B) | $\pm 15 \mathrm{kV}$ |

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead SOIC_N | 158 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ADM3485E

## PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS



Figure 2. SOIC_N Pin Configuration (R-8)
Table 5. Pin Function Descriptions

| Mnemonic | Pin <br> Number | Description |
| :---: | :---: | :---: |
| RO | 1 | Receiver Output. When enabled, if $\mathrm{A}>\mathrm{B}$ by 200 mV , then $\mathrm{RO}=$ high. If A < B by 200 mV , then $\mathrm{RO}=$ low. |
| $\overline{\mathrm{RE}}$ | 2 | Receiver Output Enable. With $\overline{\mathrm{RE}}$ low, the receiver output (RO) is enabled. With $\overline{\mathrm{RE}}$ high, the output goes into a high impedance state. If $\overline{\mathrm{RE}}$ is high and $D E$ is low, the ADM3485E enters a shutdown state. |
| DE | 3 | Driver Output Enable. A high level enables the driver differential outputs A and B. A low level places it in a high impedance state. |
| DI | 4 | Driver Input. When the driver is enabled, a logic low on DI forces A low and B high, while a logic high on DI forces $A$ high and $B$ low. |
| GND | 5 | Ground Connection, 0 V. |
| A | 6 | Noninverting Receiver Input A/Driver Output A. |
| B | 7 | Inverting Receiver Input B/Driver Output B. |
| $\mathrm{V}_{\text {cc }}$ | 8 | Power Supply, $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. |

## TEST CIRCUITS AND SWITCHING CHARACTERISTICS



Figure 3. Driver Differential Output Voltage and Common-Mode Output Voltage


Figure 4. Driver Differential Output Voltage with Varying Common-Mode Voltage


Figure 5. Receiver Output Voltage High and Output Voltage Low

${ }^{1} \mathrm{PPR}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} C_{L}$ INCLUDES PROBE AND STRAY CAPACITANCE.


Figure 6. Driver Differential Output Delay and Transition Times

${ }^{1} \mathrm{PPR}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.


Figure 7. Driver Propagation Delays

${ }^{1}{ }^{1} P P R=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.


Figure 8. Driver Enable and Disable Times ( $t_{\text {PZH, }}, t_{\text {PSH, }}, t_{\text {PHZ }}$ )

## ADM3485E


${ }^{1}{ }^{1}$ PPR $=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.


Figure 9. Driver Enable and Disable Times ( $\left.t_{\text {PLL }}, t_{\text {PSL }}, t_{\text {PLZ }}\right)$

${ }^{1}{ }^{\text {PPR }}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, Z_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.


Figure 10. Receiver Propagation Delays

${ }^{1} \mathrm{PPR}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.


Figure 11. Receiver Enable and Disable Times

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 12. Output Current vs. Receiver Output Low Voltage


Figure 13. Output Current vs. Receiver Output High Voltage


Figure 14. Receiver Output High Voltage vs. Temperature


Figure 15. Receiver Output Low Voltage vs. Temperature


Figure 16. Driver Output Current vs. Differential Output Voltage


Figure 17. Driver Differential Output Voltage vs. Temperature

## ADM3485E



Figure 18. Output Current vs. Driver Output Low Voltage


Figure 19. Output Current vs. Driver Output High Voltage


Figure 20. Supply Current vs. Temperature


Figure 21. Shutdown Current vs. Temperature


Figure 22. Driver Propagation Delay


Figure 23. Receiver Propagation Delay, Driven by External RS-485 Device

## STANDARDS AND TESTING

Table 6 compares RS-422 and RS-485 interface standards, and Table 7 and Table 8 show transmitting and receiving truth tables.

Table 6.

| Specification | RS-422 | RS-485 |
| :--- | :--- | :--- |
| Transmission Type | Differential | Differential |
| Maximum Data Rate | 10 Mbps | 10 Mbps |
| Maximum Cable Length | 4000 ft | 4000 ft |
| Minimum Driver Output Voltage | $\pm 2 \mathrm{~V}$ | $\pm 1.5 \mathrm{~V}$ |
| Driver Load Impedance | $100 \Omega$ | $54 \Omega$ |
| Receiver Input Resistance | $4 \mathrm{k} \Omega \mathrm{min}$ | $12 \mathrm{k} \Omega \mathrm{min}$ |
| Receiver Input Sensitivity | $\pm 200 \mathrm{mV}$ | $\pm 200 \mathrm{mV}$ |
| Receiver Input Voltage Range | -7 V to +7 V | -7 V to +12 V |
| Number of Drivers/Receivers per Line | $1 / 10$ | $32 / 32$ |

Table 7. Transmitting Truth Table

| Transmitting Inputs |  |  | Transmitting Outputs |  |
| :--- | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{R E}}$ |  |  |  |  |
| $\mathbf{D E}$ |  |  |  |  |
| $\mathrm{X}^{1}$ |  |  |  |  |
| $\mathrm{X}^{1}$ |  |  |  |  |

Table 8. Receiving Truth Table

| Receiving Inputs |  | Receiving Outputs |  |
| :--- | :---: | :---: | :---: |
| $\overline{\mathbf{R E}}$ |  |  |  |

## ESD TESTING

Two coupling methods are used for ESD testing, contact discharge and air-gap discharge. Contact discharge calls for a direct connection to the unit being tested. Air-gap discharge uses a higher test voltage but does not make direct contact with the unit under test. With air-gap discharge, the discharge gun is moved toward the unit under test, developing an arc across the air gap, hence the term air-gap discharge. This method is
influenced by humidity, temperature, barometric pressure, distance, and rate of closure of the discharge gun. The contact discharge method, while less realistic, is more repeatable and is gaining acceptance and preference over the air-gap method.
Although very little energy is contained within an ESD pulse, the extremely fast rise time, coupled with high voltages, can cause failures in unprotected semiconductors. Catastrophic destruction can occur immediately as a result of arcing or heating. Even if catastrophic failure does not occur immediately, the device can suffer from parametric degradation, which can result in degraded performance. The cumulative effects of continuous exposure can eventually lead to complete failure.
I/O lines are particularly vulnerable to ESD damage. Simply touching or plugging in an I/O cable can result in a static discharge that can damage or completely destroy the interface product connected to the I/O port. It is extremely important, therefore, to have high levels of ESD protection on the I/O lines.

The ESD discharge could induce latch-up in the device under test, so it is important that ESD testing on the I/O pins be carried out while device power is applied. This type of testing is more representative of a real-world I/O discharge, where the equipment is operating normally when the discharge occurs.

Table 9. ESD Test Results

| ESD Test Method | I/O Pins |
| :--- | :--- |
| Human Body Model | $\pm 15 \mathrm{kV}$ |



## ADM3485E

## APPLICATIONS INFORMATION

## DIFFERENTIAL DATA TRANSMISSION

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line.

Two main standards that specify the electrical characteristics of transceivers used in differential data transmission are approved by the Electronics Industries Association (EIA). The RS-422 standard specifies data rates up to 10 Mbps and line lengths up to 4000 feet. A single driver can drive a transmission line with up to 10 receivers. The RS-485 standard was defined to cater to true multipoint communications. This standard meets or exceeds all the requirements of RS-422 but also allows multiple drivers and receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined.
The most significant difference between RS-422 and RS-485 is the fact that under the RS-485 standard the drivers may be disabled, thereby allowing more than one to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

## CABLE AND DATA RATE

The transmission line of choice for RS-485 communications is a twisted pair. Twisted-pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM3485E is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is illustrated in Figure 25. Only one driver can transmit at a particular time, but multiple receivers may be enabled simultaneously.
As with any transmission line, it is important that reflections are minimized. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths off the main line must also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.

## RECEIVER OPEN-CIRCUIT FAIL-SAFE

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.

Table 10. RS-422 and RS-485 Interface Standards

| Specification | RS-422 | RS-485 |
| :--- | :--- | :--- |
| Transmission Type | Differential | Differential |
| Maximum Cable Length | 4000 ft | 4000 ft |
| Minimum Driver Output Voltage | $\pm 2 \mathrm{~V}$ | $\pm 1.5 \mathrm{~V}$ |
| Driver Load Impedance | $100 \Omega$ | $54 \Omega$ |
| Receiver Input Resistance | $4 \mathrm{k} \Omega \mathrm{min}$ | $12 \mathrm{k} \Omega \mathrm{min}$ |
| Receiver Input Sensitivity | $\pm 200 \mathrm{mV}$ | $\pm 200 \mathrm{mV}$ |
| Receiver Input Voltage Range | -7 V to +7 V | -7 V to +12 V |



Figure 25. Multipoint Transmission Network

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 26. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADM3485EAR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3485EAR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3485EAR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3485EARZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3485EARZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |
| ADM3485EARZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package [SOIC_N] | R-8 |

[^2]
## ADM3485E

NOTES

NOTES

## ADM3485E

## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RS-422/RS-485 Interface IC category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
WS3088EESA-GEC ADM2687EBRIZ-RL7 MAX489CPD+ MAX491EPD+ MAX488EEPA+ MAX3080CPD+ MXL1535EEWI+ SN65LBC173DR MAX490ESA+T LT1791CN\#PBF LTM2881CY-3\#PBF LTC2857IMS8-2\#PBF LT1791ACN\#PBF MAX1487CUA+T XR3074XID-F XR3082XID-F SP1481EEN-L SN75ALS173NSR ADM3491ARZ-REEL ADM485JN ADM1485ANZ ADM1485ARMZ ADM1485JNZ ADM2682EBRIZ ADM489ABRZ ADM3070EYRZ ADM4850ACPZ-REEL7 ADM4850ARMZ-REEL7 ADM485ANZ ADM485ARMZ ADM485JNZ ADM488ANZ ADM489ANZ ADM489ARUZ ADM3485ARZ-REEL7 ADM3486EARZ-REEL7 ADM3488EARZ-REEL7 ADM3490ARZ ADM3493ARZ ADM4856ARZ-REEL7 ADM487EARZ-REEL7 ADM488ABRZ ADM1486ARZ ADM1490EBRZ-REEL7 ADM3485ARZ ADM3490ARZ-REEL7 ADM3490EARZ-REEL7 ADM4850ARZ ADM3074EYRZ ADM3078EYRZ


[^0]:    ${ }^{1} \Delta\left|V_{O D}\right|$ and $\Delta\left|V_{O C}\right|$ are the changes in $V_{O D}$ and $V_{O C}$, respectively, when DI input changes state.

[^1]:    ${ }^{1}$ The transceivers are put into shutdown mode by bringing the $\overline{\mathrm{RE}}$ high and the DE low. If the inputs are in this state for less than 80 ns , the parts are guaranteed not to enter shutdown. If the parts are in this state for 300 ns or more, the parts are guaranteed to enter shutdown.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

