## Data Sheet

## FEATURES

## RF output frequency range: $\mathbf{1 7} \mathbf{~ G H z}$ to $\mathbf{2 4 ~ G H z}$ IF input frequency range: $\mathbf{2 ~ G H z}$ to $\mathbf{4 ~ G H z}$ <br> LO input frequency range: 8 GHz to 12 GHz with $2 \times$ multiplier <br> Sideband rejection: 32 dB for lower sideband <br> P1dB: 25 dBm <br> Gain regulation: $\mathbf{3 0} \mathbf{d B}$ <br> Output IP3: 33 dBm <br> Matched $50 \Omega$ RF output, LO input, and IF input <br> 32-terminal, $4.9 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ LCC package

## APPLICATIONS

## Point to point microwave radios

Radars and electronic warfare systems Instrumentation, automatic test equipment GENERAL DESCRIPTION

The ADMV1011 is a compact, gallium arsenide (GaAs) design, monolithic microwave integrated circuit (MMIC), double sideband (DSB) upconverter in a RoHS compliant package optimized for point to point microwave radio designs that operates in the 17 GHz to 24 GHz frequency range.

The ADMV1011 provides 21 dB of conversion gain with 32 dBc of sideband rejection for the lower sideband and 23 dBc of sideband rejection for the upper sideband. The ADMV1011 uses a radio frequency (RF) amplifier preceded by an in phase/quadrature (I/Q) double balanced mixer, where a driver amplifier drives the local oscillator (LO) with a $2 \times$ multiplier.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

IF1 and IF2 mixer inputs are provided and an external $90^{\circ}$ hybrid is needed to select the required sideband. The I/Q mixer topology reduces the need for filtering the unwanted sideband. The ADMV1011 is a much smaller alternative to hybrid style DSB upconverter assemblies and it eliminates the need for wire bonding by allowing the use of surface-mount manufacturing assemblies.

The ADMV1011 upconverter comes in a compact, thermally enhanced, $4.9 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ LCC package. The ADMV1011 operates over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## TABLE OF CONTENTS

Features .....  1
Applications. .....
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Lower Sideband Performance .....  3
Upper Sideband Performance .....  4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions ..... 6
Typical Performance Characteristics ..... 7
Lower Sideband. .....  7
Upper Sideband ..... 9
Performance vs. Gain Regulation ..... 11
REVISION HISTORY
2/2018—Rev. 0 to Rev. A
Changes to Features Section, General Description Section, and Figure 1 ..... 1
Changes to Table 1 and Table 2 ..... 3
Changes to Table 3 ..... 4
Changes to Table 4 ..... 5
Add Thermal Resistance Section and Table 5; Renumbered Sequentially .....  5
Changes to Figure 2 and Table 6 ..... 6
Changes to Figure 46 ..... 14
Changes to Figure 47, Figure 51, and Figure 52 ..... 15
Changes to $\mathrm{M} \times \mathrm{N}$ Spurious Performance Section ..... 17
Added Lower Sideband Section and Upper Sideband Section ..... 17
Deleted Spurious Performance Section, Lower Sideband Section, and Figure 56 to Figure 59; Renumbered Sequentially. ..... 17
Performance vs. LO Power ..... 13
Leakage and Return Loss Performance ..... 14
$\mathrm{M} \times \mathrm{N}$ Spurious Performance ..... 17
Theory of Operation ..... 18
LO Driver Amplifier ..... 18
Mixer ..... 18
RF Amplifier ..... 18
Applications Information ..... 19
Typical Application Circuit. ..... 19
Finer Resolution Gain Regulation ..... 20
Evaluation Board Information ..... 22
Bill of Materials. ..... 25
Outline Dimensions ..... 26
Ordering Guide ..... 26
Deleted Upper Sideband Section and Figure 60 to Figure 65 ..... 18
Changes to Figure 56 ..... 19
Added Finer Resolution Gain Regulation Section and Figure 57 to Figure 60; Renumbered Sequentially ..... 20
Added Figure 61 and Figure 62 ..... 21
Changes to Power-Off Sequence Section and $2 \times$ LO Suppression Section ..... 22
Changes to Figure 65 ..... 24
Changers to Table 7 ..... 25
Changes to Ordering Guide ..... 26

## SPECIFICATIONS

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}, \operatorname{IDRF} 2=75 \mathrm{~mA},-4 \mathrm{dBm} \leq \mathrm{LO} \leq+4 \mathrm{dBm},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+85^{\circ} \mathrm{C}$, taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2, VCTL3 $=-5 \mathrm{~V}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF OUTPUT FREQUENCY |  |  | 17 |  | 24 | GHz |
| INPUT FREQUENCY Local Oscillator Intermediate Frequency | $\begin{aligned} & \text { LO } \\ & \text { IF } \end{aligned}$ | With $2 \times$ multiplier | $\begin{aligned} & 8 \\ & 2 \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{GHz} \\ & \mathrm{GHz} \end{aligned}$ |
| LO AMPLITUDE |  |  | -4 | 0 | +4 | dBm |
| POWER INTERFACE |  |  |  |  |  |  |
| Amplifier Bias Voltage LO <br> RF | VDLO <br> VDRF1,VDRF2 |  |  | $\begin{aligned} & 3.5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Amplifier Bias Current LO RF | IDLO <br> IDRF1 <br> IDRF2 | Adjust VGRF1 between -1.8 V to -0.8 V to get IDRF1 Adjust VGRF2 between -1.8 V to -0.8 V to get IDRF1 |  | $\begin{aligned} & 160 \\ & 220 \\ & 75 \end{aligned}$ | 180 300 | mA <br> mA <br> mA |
| Amplifier Gate Current RF | IGRF1 <br> IGRF2 |  |  | $\begin{aligned} & <1 \\ & <1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| RF Amplifier Gate Control Voltage | VGRF1, VGRF2 |  | -1.8 |  | -0.8 | V |
| RF Amplifier Gain Control Voltage | VCTL2, VCTL3 | Maximum gain $=-5 \mathrm{~V}$, minimum gain $=0 \mathrm{~V}$ | -5 |  | 0 | V |
| Total Power Dissipation |  |  |  | 2.1 |  | W |

## LOWER SIDEBAND PERFORMANCE

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}, \mathrm{IDRF} 2=75 \mathrm{~mA},-4 \mathrm{dBm} \leq \mathrm{LO} \leq+4 \mathrm{dBm},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+85^{\circ} \mathrm{C}$, taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2, VCTL3 $=-5 \mathrm{~V}$, unless otherwise noted.

Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF PERFORMANCE |  |  |  |  |  |  |
| Frequency |  |  |  |  |  |  |
| Radio Frequency | RF |  | 17 |  | 20 | GHz |
| Local Oscillator | LO |  | 8.5 |  | 12 | GHz |
| Intermediate Frequency | IF |  | 2 |  | 4 | GHz |
| Conversion Gain |  |  | 15 | 21 | 26.5 | dB |
| Dynamic Range | VVA | VVA control slope > $35 \mathrm{mV} / \mathrm{dB}$ | 30 | 32 |  | dB |
| Single Sideband Noise Figure | SSB NF | With hybrid at maximum gain |  | 14 | 16 | dB |
|  |  | With hybrid vs. gain regulation, gain control $\leq 25 \mathrm{~dB}$ |  | 14 | 22 | dB |
| Output Third-Order Intercept | IP3 | At output power (Pout) $=8 \mathrm{dBm}$ at maximum gain | 31 | 33 |  | dBm |
| Output Third-Order Intercept vs. Gain Regulation |  |  |  |  |  |  |
| 5 dB Attenuation |  |  | 25.5 | 30 |  | dBm |
| 10 dB Attenuation |  |  | 20 | 22 |  | dBm |
| 15 dB Attenuation |  |  | 14.5 | 18 |  | dBm |
| 20 dB Attenuation |  |  |  | 25 |  | dBm |
| 25 dB Attenuation |  |  | 3.5 | 16 |  | dBm |
| 30 dB Attenuation |  |  |  | +12 |  | dBm |
| Output 1 dB Compression Point | P1dB |  |  | $25$ |  | $\mathrm{dBm}$ |
| Sideband Rejection |  | Gain regulation change from 0 dB to 31 dB | 20 | 32 |  | dBc |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Leakage |  |  |  |  |  |  |
| $2 \times \mathrm{LO}$ to RF |  | Maximum conversion gain at 18 GHz |  | -5 | +5 | dBm |
|  |  | Vs. gain regulation |  |  | 1 | $d B / d B$ |
| $2 \times$ LO to IF |  |  |  | -40 | -25 | dBm |
| Return Loss |  |  |  |  |  |  |
| RF Output |  |  |  | 15 | 10 | dB |
| LO Input |  | $\mathrm{LO}=0 \mathrm{dBm}$ |  | 11 | 10 | dB |
| IF Input |  |  |  | 20 | 10 | dB |
| IF Input Power |  |  | -25 |  | 0 | dBm |
| $3 \times$ LO - $4 \times$ IF Spur |  | RF frequency $\left(\mathrm{f}_{\mathrm{RF}}\right)=18 \mathrm{GHz}, \mathrm{IF}=0 \mathrm{dBm}$ | 64 | 80 |  | dBc |
| $1 \times$ LO $+2 \times$ IF Spur |  | $\mathrm{f}_{\mathrm{RF}}=18 \mathrm{GHz}, \mathrm{IF}=0 \mathrm{dBm}$ | 55 | 75 |  | dBC |
| $6 \times$ IF Spur |  | $\mathrm{f}_{\mathrm{RF}}=18 \mathrm{GHz}$, IF $=0 \mathrm{dBm}$ | 72 | 85 |  | dBC |

## UPPER SIDEBAND PERFORMANCE

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}$, IDRF2 $=75 \mathrm{~mA},-4 \mathrm{dBm} \leq \mathrm{LO} \leq+4 \mathrm{dBm},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+85^{\circ} \mathrm{C}$, taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2, VCTL3 $=-5 \mathrm{~V}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF PERFORMANCE |  |  |  |  |  |  |
| Frequency |  |  |  |  |  |  |
| Radio Frequency | RF |  | 20 |  | 24 | GHz |
| Local Oscillator | LO |  | 8 |  | 11 | GHz |
| Intermediate Frequency | IF |  | 2 |  | 4 | GHz |
| Conversion Gain |  |  | 15 | 21 | 26.5 | dB |
| Dynamic Range | VVA | VVA control slope > $35 \mathrm{mV} / \mathrm{dB}$ | 30 | 37 |  | dB |
| Single Sideband Noise Figure | SSB NF | With hybrid at maximum gain |  | 13.5 | 16 | dB |
|  |  | With hybrid vs. gain regulation, gain control $\leq 25 \mathrm{~dB}$ |  | 13.5 | 22 | $\mathrm{dB}$ |
| Output Third-Order Intercept | IP3 | At output power (Pout) $=8 \mathrm{dBm}$ | 31 | 33 |  | dBm |
| Output Third-Order Intercept vs. Gain Regulation |  |  |  |  |  |  |
| 5 dB Attenuation |  |  | 25.5 | 27 |  | dBm |
| 10 dB Attenuation |  |  | 20 | 25 |  | dBm |
| 15 dB Attenuation |  |  | 14.5 | 17 |  | dBm |
| 20 dB Attenuation |  |  | 9 | 12 |  | dBm |
| 25 dB Attenuation |  |  | 3.5 | 8 |  | dBm |
| 30 dB Attenuation |  |  | -2 | +7 |  | dBm |
| Output 1 dB Compression Point | P1dB |  | 22.5 | 25 |  | dBm |
| Sideband Rejection |  | Gain regulation change from 0 dB to 31 dB |  | 23 |  | dBc |
| Leakage |  |  |  |  |  |  |
| $2 \times$ LO to RF |  | Maximum conversion gain at 23 GHz |  | -5 | +5 | dBm |
|  |  | Vs. gain regulation |  |  |  | $\mathrm{dB} / \mathrm{dB}$ |
| $2 \times$ LO to IF |  |  |  | -40 | -25 | dBm |
| Return Loss |  |  |  |  |  |  |
| RF Output |  |  |  | 15 | 10 | dB |
| LO Input |  | $\mathrm{LO}=0 \mathrm{dBm}$ |  | 11 | 10 | dB |
| IF Input |  |  |  | 20 | 10 | dB |
| IF Input Power |  |  | -25 |  | 0 | dBm |
| $4 \times$ LO - $5 \times$ IF Spur |  | RF frequency $\left(\mathrm{f}_{\mathrm{RF}}\right)=23 \mathrm{GHz}$, $\mathrm{IF}=0 \mathrm{dBm}$ | 63 | 80 |  | dBc |
| $4 \times$ LO $-4 \times$ IF Spur |  | $\mathrm{f}_{\mathrm{RF}}=23 \mathrm{GHz}$, IF $=0 \mathrm{dBm}$ | 61 | 75 |  | dBc |
| $3 \times$ LO $-2 \times$ IF Spur |  | $\mathrm{f}_{\mathrm{RF}}=23 \mathrm{GHz}, \mathrm{IF}=0 \mathrm{dBm}$ | 60 | 80 |  | dBc |
| $1 \times$ LO $+4 \times$ IF Spur |  | $\mathrm{f}_{\mathrm{RF}}=23 \mathrm{GHz}, \mathrm{IF}=0 \mathrm{dBm}$ | 65 | 80 |  | dBc |
| $7 \times$ IF Spur |  | $\mathrm{f}_{\mathrm{RF}}=23 \mathrm{GHz}, \mathrm{IF}=0 \mathrm{dBm}$ | 75 | 110 |  | dBc |

## ADMV1011

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage |  |
| VDLO | 5.5 V |
| VDRF1 - VGRF1, VDRF2 - VGRF2 |  |
| VGRF1, VGRF2 | 8 V |
| VCTRL2, VCTRL3 | 0 V |
| IF1/IF2 Source and Sink Current | -6 V to +0.5 V |
| Maximum Junction Temperature (TJ) | 2 mA |
| Maximum Power Dissipation | $175^{\circ} \mathrm{C}$ |
| Lifetime Maximum Junction Temperature (TJ) | 2.64 W |
| Operating Temperature Range | $>1 \mathrm{million}$ hours |
| Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Input Power | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| LO |  |
| IF | 15 dBm |
| Lead Temperature (Soldering 60 sec) | 15 dBm |
| Moisture Sensitivity Level (MSL) ${ }^{3}$ | $260^{\circ} \mathrm{C}$ |
| Electrostatic Discharge (ESD) Sensitivity | $\mathrm{MSL3}$ |
| Field Induced Charge Device Model | 500 V |
| $\quad$ (FICDM) |  |
| Human Body Model (HBM) | 250 V |

${ }^{1}$ The maximum VDRF voltage and the minimum VGRF voltage is determined by this difference. If a maximum VDRF voltage of +5.5 V is required, then the minimum VGRF voltage is -2.5 V .
${ }^{2}$ To calculate power dissipation, which is a theoretical number, use the following equation: ( $\mathrm{T}_{\mathrm{J}}-85^{\circ} \mathrm{C}$ )/ $\theta_{\mathrm{j}}$.
${ }^{3}$ Based on IPC/JEDEC J-STD-20 MSL classifications.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\text {IA }}$ is thermal resistance, junction to ambient $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$, and $\theta_{\text {JC }}$ is thermal resistance, junction to case $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$.

Table 5.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}{ }^{\mathbf{1}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{E}-32-1$ | 33.4 | 34 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ See JEDEC standard JESD51-2 for additional information on optimizing the thermal impedance (printed circuit board (PCB) with $3 \times 3$ vias).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. NIC = NOT INTERNALLY CONNECTED. IT IS RECOMMENDED TO GROUND THESE PINS ON THE PCB.
2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO GND. GOOD RF AND THERMAL

GROUNDING IS RECOMMENDED.
Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1, 3, 14, 19 | GND | Ground. These pins are grounded internally and must be grounded on the PCB. |
| 2 | RFOUT | RF Output. This pin is ac-coupled internally and matched to $50 \Omega$ single ended. |
| $\begin{aligned} & 4,10,11,15 \text { to } 17, \\ & 20 \text { to } 25,27 \text { to } 30,32 \end{aligned}$ | NIC | Not Internally Connected. It is recommended to ground these pins on the PCB. |
| 5,8 | VGRF1, VGRF2 | Power Supply Voltage for the Gate of the RF Amplifier. Refer to the Applications Information section for the required external components and biasing. |
| 6,7 | VCTL2, VCLT3 | Gain Control Voltage. Refer to the Applications Information section for biasing. |
| 9,31 | VDRF2, VDRF1 | Power Supply Voltage for the RF Amplifier. Refer to the Applications Information section for the required external components and biasing. |
| 12,13 | IF2, IF1 | Quadrature IF Inputs. These pins are matched to $50 \Omega$ single ended and are dc-coupled. No external dc blocks required. To prevent device malfunction or failure, these pins must not source or sink more than 2 mA of current. |
| 18 | LOIN | Local Oscillator. This pin is ac-coupled and matched to $50 \Omega$ single ended. |
| 26 | VDLO | Power Supply Voltage for the LO Amplifier. Refer to the external Applications Information section for the required external components and biasing. |
|  | EPAD | Exposed Pad. The exposed pad must be connected to GND. Good RF and thermal grounding is recommended on the PCB. |

## TYPICAL PERFORMANCE CHARACTERISTICS

## LOWER SIDEBAND

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}, \mathrm{IDRF} 2=75 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{LO}=0 \mathrm{dBm}$, IF frequency $=3 \mathrm{GHz}$, IFx pin $=-10 \mathrm{dBm}$, and taken with Mini-Circuits QCN-45+ power splitter/combiner as lower sideband, unless otherwise noted. VCTL2 and VCTL3 $=-5 \mathrm{~V}$, unless otherwise noted.


Figure 3. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 4. Sideband Rejection vs. RF Frequency at Various Temperatures


Figure 5. Output IP3 vs. RF Frequency at Various Temperatures, $P_{\text {OUt }}=12 \mathrm{dBm}$


Figure 6. Conversion Gain vs. IF Frequency at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$


Figure 7. Sideband Rejection vs. IF Frequency, RF Frequency $=18 \mathrm{GHz}$


Figure 8. Output IP3 vs. IF Frequency at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$

## ADMV1011



Figure 9. Output P1dB vs. RF Frequency at Various Temperatures


Figure 10. SSB Noise Figure vs. RF Frequency at Various Temperatures


Figure 11. Output P1dB vs. IF Frequency at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$


Figure 12. SSB Noise Figure vs. LO Power, RF Frequency $=18 \mathrm{GHz}$

## UPPER SIDEBAND

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}, \mathrm{IDRF} 2=75 \mathrm{~mA}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{LO}=0 \mathrm{dBm}$, IF frequency $=$ 3 GHz , IFx pin $=-10 \mathrm{dBm}$, and taken with Mini-Circuits QCN-45+ power splitter/combiner as upper sideband, unless otherwise noted. VCTL2 and VCTL3 $=-5 \mathrm{~V}$, unless otherwise noted.


Figure 13. Conversion Gain vs. RF Frequency at Various Temperatures


Figure 14. Sideband Rejection vs. RF Frequency at Various Temperatures


Figure 15. Output IP3 vs. RF Frequency at Various Temperatures, IF Frequencies at $P_{\text {out }}=12 \mathrm{dBm}$


Figure 16. Conversion Gain vs. IF Frequency at Various Temperatures, $R F$ Frequency $=23 \mathrm{GHz}$


Figure 17. Sideband Rejection vs. IF Frequency at Various Temperatures, RF Frequency $=23 \mathrm{GHz}$


Figure 18. Output IP3 vs. IF Frequency at Various Temperatures, RF Frequency $=23 \mathrm{GHz}$

## ADMV1011



Figure 19. Output P1dB vs. RF Frequency at Various Temperatures


Figure 20. SSB Noise Figure vs. RF Frequency at Various Temperatures


Figure 21. Output P1dB vs. IF Frequency at Various Temperatures, RF Frequency $=23 \mathrm{GHz}$


Figure 22. SSB Noise Figure vs. LO Power, RF Frequency $=23 \mathrm{GHz}$

## PERFORMANCE vs. GAIN REGULATION

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}, \mathrm{IDRF} 2=75 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{LO}=0 \mathrm{dBm}$, IF frequency $=3 \mathrm{GHz}$, and taken with Mini-Circuits $\mathrm{QCN}-45+$ power splitter/combiner, unless otherwise noted. $\mathrm{V}_{\mathrm{CTL}}$ is varied for gain regulation.


Figure 23. Conversion Gain vs. Control Voltage ( $V_{\text {стL }}$ ) at Various Temperatures, RF Frequency $=18$ GHz, Lower Sideband


Figure 24. Conversion Gain vs. RF Frequency at Various Attenuation Levels, Lower Sideband


Figure 25. Sideband Rejection vs. Attenuation at Various Temperatures, RF Frequency $=18$ GHz, Lower Sideband


Figure 26. Conversion Gain vs. V стL at Various Temperatures, RF Frequency $=23$ GHz, Upper Sideband


Figure 27. Conversion Gain vs. RF Frequency at Various Attenuation Levels, Upper Sideband


Figure 28. Sideband Rejection vs. Attenuation at Various Temperatures, RF Frequency $=23$ GHz, Upper Sideband


Figure 29. Output IP3 vs. RF Frequency at Various Attenuation Levels, Lower Sideband


Figure 30. Output IP3 vs. Attenuation at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$, Lower Sideband


Figure 31. SSB Noise Figure vs. VCTL at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$, Lower Sideband


Figure 32. Output IP3 vs. RF Frequency at Various Attenuation Levels, Upper Sideband


Figure 33. Output IP3 vs. Attenuation at Various Temperatures, RF Frequency $=23$ GHz, Upper Sideband


Figure 34. SSB Noise Figure vs. V CTL at Various Temperatures, RF Frequency $=23 \mathrm{GHz}$, Upper Sideband

## PERFORMANCE vs. LO POWER

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}$, IDRF2 $=75 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, IF frequency $=3 \mathrm{GHz}$, and taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2 and VCTL3 $=-5 \mathrm{~V}$, unless otherwise noted.


Figure 35. Conversion Gain vs. LO Power at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$, Lower Sideband


Figure 36. Output IP3 vs. LO Power at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$, Lower Sideband


Figure 37. Output P1dB vs. LO Power at Various Temperatures, RF Frequency $=18 \mathrm{GHz}$, Lower Sideband


Figure 38. Conversion Gain vs. LO Power at Various Temperatures, RF Frequency $=23 \mathrm{GHz}$, Upper Sideband


Figure 39. Output IP3 vs. LO Power at Various Temperatures, RF Frequency $=23$ GHz, Upper Sideband


Figure 40. Output P1dB vs. LO Power at Various Temperatures, RF Frequency $=23$ GHz, Upper Sideband

## ADMV1011

## LEAKAGE AND RETURN LOSS PERFORMANCE

Data specified at VDRF1 and VDRF2 $=5 \mathrm{~V}, \mathrm{VDLO}=3.5 \mathrm{~V}, \mathrm{IDRF} 1=220 \mathrm{~mA}, \mathrm{IDRF} 2=75 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{LO}=0 \mathrm{dBm}$, and taken with Mini-Circuits QCN-45+ power splitter/combiner, unless otherwise noted. VCTL2 and VCTL3 $=-5 \mathrm{~V}$ unless otherwise noted.


Figure 41. LO to RF Feedthrough vs. LO Frequency at Various Temperatures


Figure 42. LO to IF Feedthrough vs. LO Frequency at
Various Temperatures and Sidebands


Figure 43. LO to RF Feedthrough vs. IF Frequency at Various Temperatures and Sidebands, IFx Pin $=0 \mathrm{dBm}$


Figure 44. LO to RF Feedthrough vs. LO Power at Various Temperatures and LO Frequencies


Figure 45. LO to IF Feedthrough vs. LO Power at Various Temperatures and Sidebands, LO Frequency $=10 \mathrm{GHz}$


Figure 46. LO to RF Feedthrough vs. V CtL at Various Temperatures and Sidebands, IFx Pin $=0 \mathrm{dBm}$


Figure $47.2 \times$ LO to RF Leakage vs. LO Frequency at Various Temperatures, Without Nulling


Figure 48. $2 \times$ LO to RF Leakage vs. $2 \times$ LO Frequency at Various Attenuation Levels ( $V_{\text {CTL }}$ )


Figure 49. RF Output Return Loss vs. RF Frequency at Various Temperatures, LO Frequency $=10 \mathrm{GHz}, 0 \mathrm{dBm}$


Figure 50. $2 \times$ LO to RF Leakage vs. LO Power at Various Temperatures and LO Frequencies, Without Nulling


Figure $51.2 \times$ LO to IF Leakage vs. $2 \times$ LO Frequency for Upper Sideband and Lower Sideband


Figure 52. $2 \times$ LO to RF Leakage vs. Attenuation for Various Frequencies


Figure 53. LO Input Return Loss vs. LO Frequency at Various Temperatures, LO $=0 \mathrm{dBm}$


Figure 54. IF Input Return Loss vs. IF Frequency at Various Temperatures and Sidebands


Figure 55. LO Input Return Loss vs. LO Frequency at Various LO Powers

## M $\times$ N SPURIOUS PERFORMANCE

Mixer spurious products are measured in dBc from the RF output power level. N/A means not applicable.

## Lower Sideband

Mixer spurious products are measured in dBc from the RF output power level. Spurious values are measured using the following equation: $\mathrm{N} \times \mathrm{LO}-\mathrm{M} \times \mathrm{IF}$. $\mathrm{N} / \mathrm{A}$ means not applicable. The frequencies are referred from the frequencies applied to the pin of the ADMV1011.
$\mathrm{IF}=2 \mathrm{GHz}$ at $0 \mathrm{dBm}, \mathrm{LO}=10 \mathrm{GHz}$ at 0 dBm .

|  |  | $\mathbf{N} \times \mathbf{\text { LO }}$ |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |  |
| $\mathbf{3} \times \mathbf{I F}$ | $\mathbf{0}$ | 52.2 | 30.9 | 56.1 | 63.4 | 77.1 |  |
|  | $\mathbf{1}$ | 68.2 | 0 | 61.1 | 66.2 | 99.1 |  |
|  | $\mathbf{2}$ | 73.6 | 47.1 | 55.9 | 43.5 | 99 |  |
|  | $\mathbf{3}$ | 59 | 43.2 | 50.2 | 71.8 | 101.4 |  |
|  | $\mathbf{4}$ | 77.1 | 58.7 | 21.4 | 65.5 | 99 |  |
|  | $\mathbf{5}$ | N/A | 52.3 | 30.9 | 56.3 | 63.2 |  |

$\mathrm{IF}=3 \mathrm{GHz}$ at $0 \mathrm{dBm}, \mathrm{LO}=10.5 \mathrm{GHz}$ at 0 dBm .

|  |  | $\mathbf{N} \times$ LO |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |  |
| $\mathbf{4} \times$ IF | $\mathbf{0}$ | 50.5 | 21.8 | 69.6 | 62.1 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{1}$ | 73 | 0 | 64.1 | 58.9 | 96.6 |  |
|  | $\mathbf{2}$ | 95.7 | 41.7 | 59.8 | 43.9 | 97.8 |  |
|  | $\mathbf{3}$ | 124.6 | 42.7 | 71.2 | 65.2 | 97.5 |  |
|  | $\mathbf{4}$ | 120.8 | 74.5 | 81.1 | 64.8 | 100.4 |  |
|  | $\mathbf{5}$ | 95.4 | 48.1 | 76 | 65 | 102.8 |  |

$\mathrm{IF}=4 \mathrm{GHz}$ at $0 \mathrm{dBm}, \mathrm{LO}=11 \mathrm{GHz}$ at 0 dBm .

|  |  | $\mathbf{N} \times$ LO |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |  |
| $\mathbf{M} \times$ IF | $\mathbf{0}$ | 60.2 | 9.8 | 68.1 | 76.1 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{1}$ | 91.9 | 0 | 74.9 | 50.7 | 96.9 |  |
|  | $\mathbf{2}$ | 98.9 | 33.9 | 70 | 44.7 | 98.8 |  |
|  | $\mathbf{3}$ | 118.8 | 50.5 | 70.8 | 56.6 | 99.7 |  |
|  | $\mathbf{4}$ | 114 | 72.8 | 81.9 | 63.4 | 100.5 |  |
|  | $\mathbf{5}$ | 117.9 | 96.3 | 99.5 | 66.5 | 101.4 |  |

## Upper Sideband

Mixer spurious products are measured in dBc from the RF output power level. Spurious values are measured using the following equation: $\mathrm{N} \times \mathrm{LO}+\mathrm{M} \times \mathrm{IF}$. $\mathrm{N} / \mathrm{A}$ means not applicable. The frequencies are referred from the frequencies applied to the pin of the ADMV1011.
$\mathrm{IF}=2 \mathrm{GHz}$ at $0 \mathrm{dBm}, \mathrm{LO}=10.5 \mathrm{GHz}$ at 0 dBm .

|  |  | $\mathbf{N} \times$ LO |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |  |
| $\mathbf{3} \times$ IF | $\mathbf{0}$ | 50.5 | 22.3 | 68.5 | 53.7 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{1}$ | 58.2 | 0 | 81.9 | 65.6 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{2}$ | 69.5 | 41.1 | 90.1 | 47.6 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{3}$ | 81.7 | 41.2 | 95.3 | 78.5 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{4}$ | 91.1 | 59.9 | 102.8 | 83 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{5}$ | 93.9 | 70.4 | 101.4 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |

$\mathrm{IF}=3 \mathrm{GHz}$ at $0 \mathrm{dBm}, \mathrm{LO}=10 \mathrm{GHz}$ at 0 dBm .

|  |  | $\mathbf{N} \times$ LO |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |  |
| $\mathbf{3} \times \mathbf{I F}$ | $\mathbf{0}$ | 50.9 | 30.2 | 54.7 | 72.1 | 78.4 |  |
|  | $\mathbf{1}$ | 58 | 0 | 82.2 | 67.1 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{2}$ | 74.9 | 58.3 | 90.9 | 48.5 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{3}$ | 87.1 | 66.6 | 98.2 | 92.3 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{4}$ | 79.4 | 100 | 101.3 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |
|  | $\mathbf{5}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |

$\mathrm{IF}=4 \mathrm{GHz}$ at $0 \mathrm{dBm}, \mathrm{LO}=9.5 \mathrm{GHz}$ at 0 dBm .

|  |  | $\mathbf{N} \times$ LO |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ |  |
| $\mathbf{M} \times$ IF | $\mathbf{0}$ | 53.3 | 47.1 | 42.1 | 55.9 | 94 |  |
|  | $\mathbf{1}$ | 58.1 | 0 | 79.6 | 79.7 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{2}$ | 64.8 | 63.7 | 97.9 | 49.8 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{3}$ | 80.6 | 62.4 | 94.8 | 95.8 | $\mathrm{~N} / \mathrm{A}$ |  |
|  | $\mathbf{4}$ | 96 | 103.5 | 98.3 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |
|  | $\mathbf{5}$ | 104.3 | 100.6 | 94.8 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |  |

## THEORY OF OPERATION

The ADMV1011 is a GaAs, MMIC, double sideband upconverter in a RoHS compliant package optimized for upper sideband and lower sideband point to point microwave radio applications operating in the 17 GHz to 24 GHz output frequency range. The ADMV1011 supports LO input frequencies of 8 GHz to 12 GHz and IF input frequencies of 2 GHz to 4 GHz .
The ADMV1011 uses a variable gain RF amplifier and an I/Q preceded by a double balanced mixer, where a driver amplifier drives the LO (see Figure 1). The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die, using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties. In addition, the need for external components is minimized, optimizing cost and size.

## LO DRIVER AMPLIFIER

The LO driver amplifier takes a single LO input and doubles the frequency, amplifying it to the desired LO signal level for the mixer to operate optimally. The LO driver amplifier requires a single dc bias voltage (VDLO), which draws about 160 mA at 3.5 V under the LO drive. The LO drive range of -4 dBm to +4 dBm makes it compatible with Analog Devices, Inc., wideband synthesizer portfolio without the requirement for an external LO driver amplifier.

## MIXER

The mixer is an I/Q double balanced mixer and reduces the need for filtering unwanted sideband. An external $90^{\circ}$ hybrid is required to select the desired sideband of operation.
The ADMV1011 has been optimized to work with the Mini-Circuits QCN-45+ RF $90^{\circ}$ hybrid.

## RF AMPLIFIER

The RF amplifier is a variable gain amplifier where the gain can be adjusted by changing the control voltages (VCTL2 and VCTL3). The RF amplifier requires two dc bias voltages (VDRF1 and VDRF2) and two dc gate bias voltages (VGRF1 and VGRF2) to operate. Starting at -1.8 V at the gate supply (VGRF1 and VGRF2), the RF amplifier is biased at 5 V (VDRF1 and VDRF2). Then, the gate bias (VGRF1 and VGRF2) is varied until the desired RF amplifier bias current (IDRF1 and IDRF2) is achieved. The desired RF amplifier bias current is 220 mA for IDRF1 and 75 mA for IDRF2 under small signal conditions.

The ADMV1011 has an internal band-pass filter between the mixer and the RF driver amplifier that reduces LO leakage and filters out the lower sideband at the RF output. The balanced input drive allows exceptional linearity performance compared to similar single-ended solutions.
The typical application circuit (see Figure 56) shows the necessary external components on the bias lines to eliminate any undesired stability problems for the RF amplifier and the LO amplifier.
The ADMV1011 upconverter comes in a compact, thermally enhanced, $4.9 \mathrm{~mm} \times 4.9 \mathrm{~mm}$, 32-terminal ceramic leadless chip carrier (LCC) package. The ADMV1011 operates over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## APPLICATIONS INFORMATION

The evaluation board and the typical application circuit are optimized for low-side LO (upper sideband) performance with the Mini-Circuit QCN-45+ RF $90^{\circ}$ hybrid.
The ADMV1011 can support IF frequencies from 4 GHz to dc because the I/Q mixers of the devices are double balanced.

## TYPICAL APPLICATION CIRCUIT

The typical application circuit is shown in Figure 56. The application circuit shown has been replicated for the evaluation board circuit.


15776-066
Figure 56. Typical Application Circuit

## FINER RESOLUTION GAIN REGULATION

The data shown in the Performance vs. Gain Regulation section is shown based on VCTRL2 and VCTRL3 being equal. Finer resolution of the gain regulation can be obtained if VCTRL2 and VCTRL3 are used separately. Note that the overall dynamic range stays the same. Figure 57 through Figure 60 show the output IP3 and conversion gain when VCTRL2 and VCTRL3 are used separately.

Figure 57 and Figure 58 show the upper sideband performance for RFOUT at 23 GHz . Figure 59 and Figure 60 show the lower sideband performance for RFOUT at 18 GHz . In Figure 57 and Figure 59 , VCTRL3 is held constant at -5 V , and VCTRL2 is swept from -5 V to -0.75 V . When VCTRL2 $=-0.75 \mathrm{~V}$, VCTRL3 is swept from -5 V to -0.75 V . In Figure 58 and Figure 60, VCTRL2 is held constant at -5 V , and VCTRL3 is swept from -5 V to -0.75 V . When VCTRL3 $=-0.75 \mathrm{~V}$, VCTRL 2 is swept from -5 V to -0.75 V .


Figure 57. Output IP3 and Conversion Gain vs. V CTRL when VCTRL2 2 and VCTRL3 Used Separately for the Upper Sideband at RFOUT $=23 \mathrm{GHz}$,
$T_{A}=25^{\circ} \mathrm{C}, L O=0 \mathrm{dBm}, \mathrm{IF}=3 \mathrm{GHz}$


Figure 58. Output IP3 and Conversion Gain vs. V CTRL when VCTRL2 2 and VCTRL3 Used Separately for Upper Sideband at RFOUT $=23 \mathrm{GHz}$, $T_{A}=25^{\circ} \mathrm{C}, L O=0 \mathrm{dBm}, I F=3 \mathrm{GHz}$


Figure 59. Output IP3 and Conversion Gain vs. V CTRL when VCTRL2 and VCTRL3 Used Separately for Lower Sideband at RFOUT $=18 \mathrm{GHz}$, $T_{A}=25^{\circ} \mathrm{C}, L O=0 \mathrm{dBm}, \mathrm{IF}=3 \mathrm{GHz}$


Figure 60. Output IP3 and Conversion Gain vs. VCTRL when VCTRL2 2 and VCTRL3 Used Separately for Lower Sideband at RFOUT $=18 \mathrm{GHz}$, $T_{A}=25^{\circ} \mathrm{C}, L O=0 \mathrm{dBm}, I F=3 \mathrm{GHz}$

Figure 61 shows the conversion gain vs. VCTRL2 for different VCTRL3 voltages at RFOUT $=23 \mathrm{GHz}$. Figure 61 shows 30 dB attenuation can be obtained at VCTRL2 $=-1 \mathrm{~V}$ and VCTRL3 $=$ -2 V . The overall attenuation range is 35 dB .


Figure 61. Conversion Gain vs. VCTRL2 at Different VCRTL3 Voltages

Figure 62 shows the conversion gain vs. VCTRL3 for different VCTRL2 voltages at RFOUT $=23 \mathrm{GHz}$. Figure 62 shows 30 dB attenuation can be obtained at VCTRL2 $=-1 \mathrm{~V}$ and VCTRL3 $=$ -1 V . The overall attenuation range is 37 dB .


Figure 62. Conversion Gain vs. VCTRL3 at Different VCRTL2 Voltages

## EVALUATION BOARD INFORMATION

The circuit board used in the application must use RF circuit design techniques. Signal lines must have $50 \Omega$ impedance, and the package ground leads and exposed pad must be connected directly to the ground plane (see Figure 63 and Figure 64). Use a sufficient number of via holes to connect the top and bottom ground planes. The evaluation circuit board shown in Figure 65 is available from Analog Devices, upon request.

## Layout

Solder the exposed pad on the underside of the ADMV1011 to a low thermal and electrical impedance ground plane. This pad is typically soldered to an exposed opening in the solder mask on the evaluation board. Connect these ground vias to all other ground layers on the evaluation board to maximize heat dissipation from the device package. Figure 63 shows the PCB land pattern footprint for the EVAL-ADMV1011, and Figure 64 shows the solder paste stencil for the EVAL-ADMV1011.

## Power-On Sequence

Take the following steps to turn on the EVAL-ADMV1011:

1. Power up VGRF1 andVGRF2 with a -1.8 V supply.
2. Power up VCTL2 and VCTL3 with a -5 V supply for maximum conversion gain.
3. Power up VDRF1 and VDRF2 with a 5 V supply.
4. Power up VDLO with a 3.5 V supply.
5. Adjust the VGRF1 supply between -1.8 V to -0.8 V until IDRF1 $=220 \mathrm{~mA}$.
6. Adjust the VGRF2 supply between -1.8 V to -0.8 V until IDRF2 $=75 \mathrm{~mA}$.
7. Connect LOIN to the LO signal generator with a LO power between -4 dBm to +4 dBm .
8. For the upper sideband, add a $0 \Omega$ resistor (R1) and remove the R4 resistor from the board. For the lower sideband, add a $0 \Omega$ resistor (R4) and remove the R1 resistor from the board.
9. Apply the IF signal to the appropriate port.

## Power-Off Sequence

Take the following steps to turn off the EVAL-ADMV1011:

1. Turn off the LO and IF signals.
2. Set VGRF1 and VGRF2 to -1.8 V.
3. Set VCTL 2 and VCTL 3 to 0 V .
4. Set the VDRF1 and VDRF2 supplies to 0 V and then turn off the VDRF1 and VDRF2 supplies.
5. Set the VDLO supply to 0 V and then turn off the VDLO supply.
6. Turn off the VGRF1, VGRF2, VCTL2, and VCTL3 supplies.

## 2× LO Suppression

The EVAL-ADMV1011 can suppress the $2 \times$ LO signal through the VDI and VDQ test points. The common mode of the two IF signals is 0 V . Injecting a nonzero voltage at VDI and VDQ can change the $2 \times$ LO level. The $2 \times$ LO signal is referenced from the LOIN pin of the ADMV1011. The VDI and VDQ voltage needs to be changed iteratively to get the desired level of $2 \times$ LO suppression. To prevent device malfunction or failure, the current to the VDI and VDQ test points (IDI and IDQ) must not source or sink more than 2 mA of current.


Figure 63. PCB Land Pattern Footprint of the EVAL-ADMV1011


Figure 64. Solder Paste Stencil of the EVAL-ADMV1011


Figure 65. EVAL-ADMV1011 Evaluation Board Top Layer

## ADMV1011

## BILL OF MATERIALS

Table 7.

| Qty. | Reference Designator | Description | Manufacturing/Part No. |
| :---: | :---: | :---: | :---: |
| 1 | Evaluation board | PCB | Analog Devices/08_042363a |
| 4 | C1 to C3, C11 | 0.01 HF ceramic capacitors, X 7 R , 0402 | Murata/GRM155R71E103KA01D |
| 7 | C10, C12, C15 to C17, C19, C22 | 100 pF multilayer ceramic capacitors, NPO, high temperature, C0402 | TDK/C1005NP01H101J050BA |
| 7 | C5 to C7, C13, C14, C18, C23 | $1 \mu \mathrm{~F}$ monolithic ceramic capacitors, X5R, C0603 | Murata/GRM188R61E105KA12D |
| 2 | C8, C9 | $0.33 \mu \mathrm{~F}$ ceramic capacitors, X5R, C0603 | AVX/0603YD334KAT2A |
| 2 | C26, C27 | 220 pF ceramic capacitors, C0G, 0402, C0402 | Murata/GRM1555C1H221JA01D |
| 10 | AGND, VDI, VDQ, VDLO, VDRF1, VDRF2, VGRF1, VGRF2, VCTL2 to VCTL3 | Connector PCB test points, compact mini, 5019, CNKEY5019 | Keystone Electronic Corp/5019 |
| 4 | LO_IN, RF_OUT, <br> IF_INPUT_LSB, IF_INPUT_USB | Connector PCB SMA, K_SRI-NS, CNSMAL460W295H156 | SRI Connector Gage/25-146-1000-92 |
| 2 | L1, L2 | 15 nH inductor chips, 0402, L0402-2 | Coilcraft/0402HP-15NXJLU |
| 2 | R1, R4 | $0 \Omega$ resistors, chip surface-mounted diode jumper, 0402 | Panasonic/ERJ-2GEOR00X |
| 1 | R2 | $50 \Omega$ resistor, high frequency chip, R0402 | Vishay Precision Group/FC0402E50R0BST1 |
| 1 | R3 | $50 \Omega$ resistor, high frequency chip, 0402, R0402 | Vishay Precision Group/FC0402E50R0FST1 |
| 1 | T1 | Transformer power splitter/combiner, 2500 to 4500 MHz , TSML126W63H42 | Mini-Circuits/QCN-45+ |
|  | Heatsink | Heatsink | 114622-A/111332 |

## ADMV1011

## OUTLINE DIMENSIONS




FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO HE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET

Figure 66. 32-Terminal Ceramic Leadless Chip Carrier [LCC]

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Body Material | Lead Finish | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADMV1011AEZ $^{\text {ADMV1011AEZ-R7 }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Alumina Ceramic | Gold Over Nickel | $32-$ Terminal LCC |
| ADina Ceramic | Gold Over Nickel | 32 -Terminal LCC | $\mathrm{E}-32-1$ |  |  |
| ADM1011-EVALZ |  |  |  | Evaluation Board |  |

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Up-Down Converters category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
HMC7586-SX HMC7587 HMC8119-SX HMC7587-SX HMC6147ALC5ATR MDS-158-PIN LA8153QA-WH HMC7912LP5ETR
HMC377QS16GETR MY87C CSM2-10 CHR3762-QDG AD6620ASZ-REEL ADF5904ACPZ ADF5904WCCPZ AD6620ASZ
AD6623ASZ AD6633BBCZ AD6634BBCZ AD9957BSVZ AD9957BSVZ-REEL ADMV1009AEZ ADMV1010AEZ ADMV1011AEZ ADMV1012AEZ ADRF6658BCPZ HMC1065LP4E HMC951ALP4E HMC571 HMC6146BLC5A HMC6146BLC5ATR HMC572LC5 HMC925LC5 HMC6787ALC5A HMC6787ALC5ATR HMC682LP6CE HMC571LC5TR HMC7911LP5E HMC7912LP5E HMC908ALC5 HMC967LP4E HMC977LP4E AD6634BBC HMC6505ALC5 MAUC-011003-TR0500 MAX9996ETP+T MAX19996AETP+ MAX19996ETP+ MAX2039ETP+ MAX2410EEI+


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

